NDLI: Physical Design Challenges in the Chip Power Distribution Network

Please wait, while we are loading the content...

3D VLSI: A Scalable Integration Beyond 2D

BonnPlace: A Self-Stabilizing Placement Framework

Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation

Physical Layout Design of Directed Self-Assembly Guiding Alphabet for IC Contact Hole/via Patterning

Concept & Research to Revenue: An Entrepreneurial Story

Analog Circuit and Layout Synthesis Revisited

A Useful Skew Tree Framework for Inserting Large Safety Margins

Accelerated Path-Based Timing Analysis with MapReduce

Early Days of Circuit Placement

Timing-Driven Placement Based on Dynamic Net-Weighting for Efficient Slack Histogram Compression

FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology

Coarse-grained Structural Placement for a Synthesized Parallel Multiplier

SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constrained EWOD Chips

A Cell-Based Row-Structure Layout Decomposer for Triple Patterning Lithography

Analytical Clustering Score with Application to Post-Placement Multi-Bit Flip-Flop Merging

Blech Effect in Interconnects: Applications and Design Guidelines

Force-Directed Placement of VLSI Circuits

Closing the Gap between Global and Detailed Placement: Techniques for Improving Routability

Open Cell Library in 15nm FreePDK Technology

Common-Centroid FinFET Placement Considering the Impact of Gate Misalignment

Machine Learning in Simulation-Based Analysis

TPL-Aware Displacement-driven Detailed Placement Refinement with Coloring Constraints

Physical Design Challenges in the Chip Power Distribution Network

On Resilient System Performance Binning

Beyond GORDIAN and Kraftwerk: EDA Research at TUM

ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement

Design Rule Management and its Applications in 15nm FreePDK Technology

Automation of Analog IC Layout: Challenges and Solutions

From 2D to Monolithic 3D: Design Possibilities, Expectations and Challenges

A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design

Physical Design Challenges in the Chip Power Distribution Network

Content Provider	ACM Digital Library
Author	Najm, Farid N.
Abstract	The power supply and ground networks in large integrated circuits or, simply, the power grids, have become very large billion-node metal interconnect structures that often span all levels of the metal stack. The grid may be connected to about 2,000 C4 pads at the top layers and to hundreds of millions of gates and other circuitry at the bottom. It is not uncommon to reserve the top metal layers exclusively for the power grid. However, the extensive use of metal resources on lower metal layers for the grid has become a real bottleneck for signal routing. This adds time and cost to the overall chip design project and represents a problem for physical design. Yet there are reasons to believe that allocation of so much metal resources to the grid is ``overkill'' and that there is much room for improvement. The grid is over-designed because of lack of certainty about its safety from various concerns, like electromigration, IR drop, and inductive drop. There are also open problems in the grid design problem itself, which may be viewed as an optimization problem, albeit a very difficult one. In this talk, I will review developments in the verification of power grids that aim to provide certainty that the grid is safe, and indicate directions for possible ways that the grid may be automatically generated to suit various objectives.
Starting Page	101
Ending Page	101
Page Count	1
File Format	PDF
ISBN	9781450333993
DOI	10.1145/2717764.2724580
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-03-29
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Verification Power grid Physical design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effects of on-chip inductance on power distribution grid

On the interaction of power distribution network with substrate.

Verification Challenges of NoC Architectures

Full-chip verification methods for DSM power distribution systems

Full-chip verification methods for DSM power distribution systems (1998)

A hierarchical matrix inversion algorithm for vectorless power grid verification.

On-chip power distribution grids with multiple supply voltages for high performance integrated circuits (2005)

Full-chip verification methods for DSM power distribution systems (1998)

Overview of vectorless/early power grid verification special session paper.

Physical Design Challenges in the Chip Power Distribution Network

Similar Documents

Effects of on-chip inductance on power distribution grid

On the interaction of power distribution network with substrate.

Verification Challenges of NoC Architectures

Full-chip verification methods for DSM power distribution systems

Full-chip verification methods for DSM power distribution systems (1998)

A hierarchical matrix inversion algorithm for vectorless power grid verification.

On-chip power distribution grids with multiple supply voltages for high performance integrated circuits (2005)

Full-chip verification methods for DSM power distribution systems (1998)

Overview of vectorless/early power grid verification special session paper.

Physical Design Challenges in the Chip Power Distribution Network