NDLI: Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation

Please wait, while we are loading the content...

3D VLSI: A Scalable Integration Beyond 2D

BonnPlace: A Self-Stabilizing Placement Framework

Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation

Physical Layout Design of Directed Self-Assembly Guiding Alphabet for IC Contact Hole/via Patterning

Concept & Research to Revenue: An Entrepreneurial Story

Analog Circuit and Layout Synthesis Revisited

A Useful Skew Tree Framework for Inserting Large Safety Margins

Accelerated Path-Based Timing Analysis with MapReduce

Early Days of Circuit Placement

Timing-Driven Placement Based on Dynamic Net-Weighting for Efficient Slack Histogram Compression

FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology

Coarse-grained Structural Placement for a Synthesized Parallel Multiplier

SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constrained EWOD Chips

A Cell-Based Row-Structure Layout Decomposer for Triple Patterning Lithography

Analytical Clustering Score with Application to Post-Placement Multi-Bit Flip-Flop Merging

Blech Effect in Interconnects: Applications and Design Guidelines

Force-Directed Placement of VLSI Circuits

Closing the Gap between Global and Detailed Placement: Techniques for Improving Routability

Open Cell Library in 15nm FreePDK Technology

Common-Centroid FinFET Placement Considering the Impact of Gate Misalignment

Machine Learning in Simulation-Based Analysis

TPL-Aware Displacement-driven Detailed Placement Refinement with Coloring Constraints

Physical Design Challenges in the Chip Power Distribution Network

On Resilient System Performance Binning

Beyond GORDIAN and Kraftwerk: EDA Research at TUM

ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement

Design Rule Management and its Applications in 15nm FreePDK Technology

Automation of Analog IC Layout: Challenges and Solutions

From 2D to Monolithic 3D: Design Possibilities, Expectations and Challenges

A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design

Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation

Content Provider	ACM Digital Library
Author	Chang, Shih-Chieh Wang, Tao Chen, Yu-Guang Wen, Wan-Yu Shi, Yiyu
Abstract	Dynamic voltage scaling (DVS) has been widely used to suppress power consumption in modern designs. The decision of optimal operating voltage at runtime should consider the variations in workload, process as well as environment. As these variations are hard to predict accurately at design time, various reinforcement learning based DVS schemes have been proposed in the literature. However, none of them can be readily applied to designs with graceful degradation, where timing errors are allowed with bounded probability to trade for further power reduction. In this paper, we propose a Q-learning based DVS scheme dedicated to the designs with graceful degradation. We compare it with two deterministic DVS schemes, i.e., a stepping based scheme and a statistical modeling based scheme. Experimental results on three 45nm industrial designs show that the proposed Q-learning based scheme can achieve up to 83.9% and 29.1% power reduction respectively with 0.01 timing error probability bound. To the best of the authors' knowledge, this is the first in-depth work to explore reinforcement learning based DVS schemes for designs with graceful degradation.
Starting Page	41
Ending Page	48
Page Count	8
File Format	PDF
ISBN	9781450333993
DOI	10.1145/2717764.2717765
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-03-29
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Q-learning Dynamic voltage scaling Graceful degradation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs

Critical path monitor enabled dynamic voltage scaling for graceful degradation in sub-threshold designs

Level-converter aware supply voltage scaling for reducing dynamic power dissipation in clocked sequential designs

Dynamic voltage frequency scaling for multi-tasking systems using online learning

A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors

Dynamic voltage and frequency scaling for shared resources in multicore processor designs

GPSDVS: An improved task-based dynamic voltage scaling scheme for general-purpose systems

Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor

1 slack redistribution for graceful degradation under voltage overscaling.

Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation

Similar Documents

Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs

Critical path monitor enabled dynamic voltage scaling for graceful degradation in sub-threshold designs

Level-converter aware supply voltage scaling for reducing dynamic power dissipation in clocked sequential designs

Dynamic voltage frequency scaling for multi-tasking systems using online learning

A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors

Dynamic voltage and frequency scaling for shared resources in multicore processor designs

GPSDVS: An improved task-based dynamic voltage scaling scheme for general-purpose systems

Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor

1 slack redistribution for graceful degradation under voltage overscaling.

Q-Learning Based Dynamic Voltage Scaling for Designs with Graceful Degradation