NDLI: A jump-target identification method for multi-architecture static binary translation

Please wait, while we are loading the content...

ILP-based modulo scheduling for high-level synthesis

Enabling OpenVX support in mW-scale parallel accelerators

Handling large data sets for high-performance embedded applications in heterogeneous systems-on-chip

Power and thermal management in massive multicore chips: theoretical foundation meets architectural innovation and resource allocation

Runtime management of adaptive MPSoCs for graceful degradation

Towards the design of fault-tolerant mixed-criticality systems on multicores

COMET: communication-optimised multi-threaded error-detection technique

Neural network transformation under hardware constraints

RRAM based learning acceleration

A real-time digital-microfluidic platform for epigenetics

LOCUS: low-power customizable many-core architecture for wearables

D-PUF: an intrinsically reconfigurable DRAM PUF for device authentication in embedded systems

Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms

CaffePresso: an optimized library for deep learning on embedded accelerator-based platforms

Matrix multiplication beyond auto-tuning: rewrite-based GPU code generation

Speculative disassembly of binary code

A jump-target identification method for multi-architecture static binary translation

On-the-fly load data value tracing in multicores

Redesigning a tagless access buffer to require minimal ISA changes

Thrifty-malloc: A HW/SW codesign for the dynamic management of hardware transactional memory in embedded multicore systems

FastCollect: offloading generational garbage collection to integrated GPUs

A jump-target identification method for multi-architecture static binary translation

Content Provider	ACM Digital Library
Author	Agosta, Giovanni Di Federico, Alessandro
Abstract	Static binary translation is a technique that allows an executable program for a given architecture to be translated into a different one, with a reduced overhead compared to emulators and dynamic binary translators. The main downside of the static approach lies in the absence of runtime information, which is available in other solutions. In particular, one of the key issues consists in the identification of data and code in the program, and, more specifically, in the detection of basic block start addresses (jump targets). The presence of indirect jump instructions whose target is not immediately evident, in particular due to C switch statements, makes the recovery of jump targets a challenging task. In this paper, we present an effective technique for jump targets identification composed by an initial step of global data harvesting followed by two novel analyses: the Simple Expression Tracker and the Offset Shifted Range Analysis. Both analyses work on a Single Statement Assignment (SSA) intermediate representation and are iterated multiple times until they provide no additional information. In particular, OSRA is a data-flow analysis modeled after the typical code generated for switch statements. It tracks each SSA value in terms of an offset, a scaling factor, and another SSA value, comprised between a lower and an upper bound (e.g., b = 10 + 4 · x, with 8 ≤ x ≤ 10). To validate the effectiveness of the proposed technique, we employ revamb, an in-house tool for binary translation leveraging QEMU and the LLVM compiler framework. Our experimental results show that we are able to run the coreutils test suite on ARM, MIPS and x86-64 without significant failures due to unidentified jump targets.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450344821
DOI	10.1145/2968455.2968514
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-10-01
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Static binary translation Data flow analysis Jump target identification
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automated Identification of Cryptographic Primitives in Binary Code with Data Flow Graph Isomorphism

A platform for secure static binary instrumentation

Abstract a static binary translator for efficient migration of arm based applications.

Experience in the design, implementation and use of a retargetable static binary translation framework (2002)

A static binary translator for efficient migration of ARM-based applications (2008)

Combining control-flow integrity and static analysis for efficient and validated data sandboxing

Lightweight Data-Flow Analysis for Execution-Driven Constraint Solving

Dixie: A Retargetable Binary Instrumentation Tool (1999)

Automated static data flow analysis

A jump-target identification method for multi-architecture static binary translation

Similar Documents

Automated Identification of Cryptographic Primitives in Binary Code with Data Flow Graph Isomorphism

A platform for secure static binary instrumentation

Abstract a static binary translator for efficient migration of arm based applications.

Experience in the design, implementation and use of a retargetable static binary translation framework (2002)

A static binary translator for efficient migration of ARM-based applications (2008)

Combining control-flow integrity and static analysis for efficient and validated data sandboxing

Lightweight Data-Flow Analysis for Execution-Driven Constraint Solving

Dixie: A Retargetable Binary Instrumentation Tool (1999)

Automated static data flow analysis

A jump-target identification method for multi-architecture static binary translation