NDLI: An architecture for extended abstract data flow

Please wait, while we are loading the content...

A pragmatic view of distributed processing systems

Data flow languages and architectures

MP/C: A multiprocessor/computer architecture

A pipelined pseudoparallel system architecture for motion analysis

Structured machine design: An ongoing experiment

A hardware support mechanism for scheduling resources in a parallel machine environment

Throughput analysis and configuration design of a shared-resource multiprocessor system: PUMPS

Lockup-free instruction fetch/prefetch cache organization

Analysis of multiprocessor cache organizations with alternative main memory update policies

Performance analysis of high-speed digital buses for multiprocessing systems

A study of branch prediction strategies

Performance measurement of data communications systems with emphasis on Open System Interconnections (OSI)

BFS—realization of a fault-tolerant architecture

Optimal processor interconnection topologies

Efficient interprocessor communication for MIMD multiprocessor systems

An integrated multiprocessing array for time warp pattern matching

Jericho: A professional's personal computer system

A single-relation module for a data base machine

MANIP-a parallel computer system for implementing branch and bound algorithms

Towards a parallel SIMULA machine

Decentralized computation

A multiple processor data flow machine that supports generalized procedures

An architecture for extended abstract data flow

A multi-user data flow architecture

IBM System/38 support for capability-based addressing

An array processor for petroleum exploration

Heterogeneous computer architecture

On refuting the creation theory of computer architecture

Impact of hardware interconnection structures on the performance of decentralized software

Distributed communicating media-a multitrack bus-capable of concurrent data exchanging

WCRC: An ANSI SPARC machine architecture for data base management

A look-ahead data staging architecture for relational data base machines

Design and evaluation of a relational data base machine employing advanced data structures and algorithms

A reconfigurable and fault-tolerant VLSI multiprocessor array

RISC I: A Reduced Instruction Set VLSI Computer

An architecture for a VHSIC computer

Doubly twisted torus networks for VLSI processor arrays

An IPC protocol and its hardware realization for a high-speed distributed multicomputer system

Alignment network used for connecting a prime number of memory blocks with a power of 2 of processing elements

Design considerations for a processing server

Dynamic rerouting tag schemes for the augmented data manipulator network

An architecture for extended abstract data flow

Content Provider	ACM Digital Library
Author	Srini, Vason P.
Abstract	A distributed computer system environment for executing extended abstract data flow graphs (EDFGs) is presented. Sequencing functions in EDFGs depends on the availability of data. Since the functions are free of side effects, unrelated functions can be executed in parallel if the required data is available. The environment comprises an organization of conventional or data flow processors and the kernel functions of a distributed operating system. The processors are organized in groups, or levels. Each level is for executing the unrelated functions, or nodes, of EDFGs that are at a certain path length. Each node of an EDFG executes on a processor except when the node is to be replaced by a graph. The processors need not be identical in terms of physical characteristics. For each level of processors there is a memory unit, called level-i memory, with which the processors communicate. There is also a system memory with which all the levels can communicate. The system memory is a tagged memory containing data that can be useful to several levels. The communication between processors and other components is asynchronous, using an abstract data flow protocol. This asynchronous communication is supported by a message switcher. Each level has interconnection networks for connecting processors at that level, for processors and the level-i memory unit, and for processors and the system memory unit. The processors at each level are partitioned into two domains so that operating system programs and application programs can be simultaneously executed. The processors in the problem domain are called application processors (APs); those in the supervisor domain are called supervisor processors (SPs). Two classes of interconnection networks for connecting processors in level i are discussed. The first class of interconnection networks is intended for situations where any healthy processor can be designated as AP or SP. The second class of interconnection networks is intended for situations where only a subset of the processors can be used as APs. The rest of the processors are intended for SPs. The execution of EDFGs on the above organization of processors requires an operating system to map nodes in EDFGs to processors, to assure smooth flow of data into and out of processors, to measure performance, and to diagnose faults. The kernel functions of a distributed operating system are presented. The kernel functions are replicated for each level of processors to facilitate the autonomous functioning of processors in each level and cooperation with other levels using the abstract data flow protocol. The communication between the kernel functions is also asynchronous, using the abstract data flow protocol.
Starting Page	303
Ending Page	325
Page Count	23
File Format	PDF
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-05-12
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in