NDLI: Performance analysis of high-speed digital buses for multiprocessing systems

Please wait, while we are loading the content...

A pragmatic view of distributed processing systems

Data flow languages and architectures

MP/C: A multiprocessor/computer architecture

A pipelined pseudoparallel system architecture for motion analysis

Structured machine design: An ongoing experiment

A hardware support mechanism for scheduling resources in a parallel machine environment

Throughput analysis and configuration design of a shared-resource multiprocessor system: PUMPS

Lockup-free instruction fetch/prefetch cache organization

Analysis of multiprocessor cache organizations with alternative main memory update policies

Performance analysis of high-speed digital buses for multiprocessing systems

A study of branch prediction strategies

Performance measurement of data communications systems with emphasis on Open System Interconnections (OSI)

BFS—realization of a fault-tolerant architecture

Optimal processor interconnection topologies

Efficient interprocessor communication for MIMD multiprocessor systems

An integrated multiprocessing array for time warp pattern matching

Jericho: A professional's personal computer system

A single-relation module for a data base machine

MANIP-a parallel computer system for implementing branch and bound algorithms

Towards a parallel SIMULA machine

Decentralized computation

A multiple processor data flow machine that supports generalized procedures

An architecture for extended abstract data flow

A multi-user data flow architecture

IBM System/38 support for capability-based addressing

An array processor for petroleum exploration

Heterogeneous computer architecture

On refuting the creation theory of computer architecture

Impact of hardware interconnection structures on the performance of decentralized software

Distributed communicating media-a multitrack bus-capable of concurrent data exchanging

WCRC: An ANSI SPARC machine architecture for data base management

A look-ahead data staging architecture for relational data base machines

Design and evaluation of a relational data base machine employing advanced data structures and algorithms

A reconfigurable and fault-tolerant VLSI multiprocessor array

RISC I: A Reduced Instruction Set VLSI Computer

An architecture for a VHSIC computer

Doubly twisted torus networks for VLSI processor arrays

An IPC protocol and its hardware realization for a high-speed distributed multicomputer system

Alignment network used for connecting a prime number of memory blocks with a power of 2 of processing elements

Design considerations for a processing server

Dynamic rerouting tag schemes for the augmented data manipulator network

Performance analysis of high-speed digital buses for multiprocessing systems

Content Provider	ACM Digital Library
Author	Bain, W. L. Ahuja, S. R.
Abstract	Current multiprocessing systems are often organized by connecting several devices with similar characteristics (usually processors) to a common bus. These devices present access with minimal delay; access is controlled by the bus arbitration algorithm. This paper presents a probabilistic analysis of several arbitration algorithms according to several criteria that reflect their relative performances in (1) rendering equal service to all competing devices and (2) allocating available bus bandwidth efficiently. The sensitivity of these criteria to the number of devices on the bus, the speed of the bus, and the distribution of interrequest times is considered. A probabilistic model for the quantitative comparison of these algorithms is constructed in which multiple devices repeatedly issue bus requests at random intervals according to an arbitrary distribution function and are serviced according to one of the algorithms; the devices do not buffer bus requests. The algorithms studied include the static priority, fixed time slice (FTS), two dynamic priority, and first-come, first-served (FCFS) schemes. The performance measures are computed by simulation. The analysis reveals that under heavy bus loads, the dynamic priority and FCFS algorithms offer significantly better performances by these measures than do the static priority and FTS schemes.
Starting Page	107
Ending Page	133
Page Count	27
File Format	PDF
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-05-12
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in