NDLI: Predictable performance in SMT processors

Please wait, while we are loading the content...

javaset: declarative programming in Java with sets

Introduction to NOMADS: networks of mobile adaptive dependable systems

Modeling service-based multimedia content adaptation in pervasive computing

Quantum designer and network simulator

States of matter, information organization and dimensions of expressiveness

Reflections on the memory wall

An active data-aware cache consistency protocol for highly-scalable data-shipping DBMS architectures

Combining compiler and runtime IPC predictions to reduce energy in next generation architectures

Knowledge-based generic intelligent network model

Berserkr: a virtual beowulf cluster for fast prototyping and teaching

Approximating the optimal replacement algorithm

MaRS: a macro-pipelined reconfigurable system

The digital divide of computing

Predictable performance in SMT processors

Accelerating the secure remote password protocol using reconfigurable hardware

A perspective on the future of massively parallel computing: fine-grain vs. coarse-grain parallel models comparison & contrast

Quantum parallelism and the exact simulation of physical systems

Effect of auto-tuning with user's knowledge for numerical software

An architectural framework and a middleware for cooperating smart components

A framework for resource discovery in pervasive computing for mobile aware task execution

Using HDLs for describing quantum circuits: a framework for efficient quantum algorithm simulation

Fighting the memory wall with assisted execution

Reducing traffic generated by conflict misses in caches

A docked-aware storage architecture for mobile computing

An information-interconnectivity-based retrieval method for network attached storage

A parallel backtracking framework (BkFr) for single and multiple clusters

Parallel simulation of orography influence on large-scale atmosphere motion on APEmille

Fault tolerant clockless wave pipeline design

The happy marriage of architecture and application in next-generation reconfigurable systems

Fault secureness need for next generation high performance microprocessor design for testability structures

SoC design of Ogg Vorbis decoder using embedded processor

Opportunities and challenges in application-tuned circuits and architectures based on nanodevices

An architecture to support cooperating mobile embedded systems

Application-level power management in pervasive computing systems: a case study

Toward a quantum process algebra

Biologically inspired rule-based multiset programming paradigm for soft-computing

Self-correcting LRU replacement policies

Improving the execution time of global communication operations

A new technique to calculate dipolar energy and its implementation onto an application specific processor

Reconfigurable platforms for ubiquitous computing

High performance code compression architecture for the embedded ARM/THUMB processor

Model-based evaluation of a radio resource management system for wireless networks

Watson-Crick automata and PCFAS with two components: a computational power analogy

Dynamic techniques to reduce memory traffic in embedded systems

Mobile agent: based module distribution in heterogeneous networks

Repairing return address stack for buffer overflow protection

Physical design methodologies for performance predictability and manufacturability

Integrated temporal and spatial scheduling for extended operand clustered VLIW processors

Overcoming the "Memory Wall" by improved system design exploration and a link to process technology options

Platform-independent methodology for partial reconfiguration

A first glance at Kilo-instruction based multiprocessors

Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing

Designing and testing fault-tolerant techniques for SRAM-based FPGAs

Predictable performance in SMT processors

Content Provider	ACM Digital Library
Author	Cazorla, Francisco J. Knijnenburg, Peter M.W. Sakellariou, Rizos Ramirez, Alex Valero, Mateo Fernández, Enrique
Abstract	Current instruction fetch policies in SMT processors are oriented towards optimization of overall throughput and/or fairness. However, they provide no control over how individual threads are executed, leading to performance unpredictability, since the IPC of a thread depends on the workload it is executed in and on the fetch policy used.From the point of view of the Operating System (OS), it is the job scheduler that determines how jobs are executed. However, when the OS runs on an SMT processor, the job scheduler cannot guarantee execution time constraints of any job due to this performance unpredictability.In this paper we propose a novel kind of collaboration between the OS and the SMT hardware that enables the OS to enforce that a high priority thread runs at a specific fraction of its full speed. We present an extensive evaluation using many different workloads, that shows that this mechanism gives the required performance in more than 97% of all cases considered, and even more than 99% for the less extreme cases. At the same time, our mechanism does not need to trade off predictability against overall throughput, as it maximizes the IPC of the remaining low priority threads, giving 94% on average (and 97.5% on average for the less extreme cases) of the throughput obtained using instruction fetch policies oriented toward throughput maximization, such as icount.
Starting Page	433
Ending Page	443
Page Count	11
File Format	PDF
ISBN	1581137419
DOI	10.1145/977091.977152
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-04-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Multithreading Operating systems Performance predictability Thread-level parallelism Smt Ilp Real time
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in