NDLI: Predictable performance in SMT processors: synergy between the OS and SMTs

Content Provider	IEEE Xplore Digital Library
Author	Cazorla, F.J. Knijnenburg, P.M.W. Sakellariou, R. Fernandez, E. Ramirez, A. Valero, M.
Copyright Year	1968
Abstract	Current operating systems (OS) perceive the different contexts of simultaneous multithreaded (SMT) processors as multiple independent processing units, although, in reality, threads executed in these units compete for the same hardware resources. Furthermore, hardware resources are assigned to threads implicitly as determined by the SMT instruction fetch (Ifetch) policy, without the control of the OS. Both factors cause a lack of control over how individual threads are executed, which can frustrate the work of the job scheduler. This presents a problem for general purpose systems, where the OS job scheduler cannot enforce priorities, and also for embedded systems, where it would be difficult to guarantee worst-case execution times. In this paper, we propose a novel strategy that enables a two-way interaction between the OS and the SMT processor and allows the OS to run jobs at a certain percentage of their maximum speed, regardless of the workload in which these jobs are executed. In contrast to previous approaches, our approach enables the OS to run time-critical jobs without dedicating all internal resources to them so that non-time-critical jobs can make significant progress as well and without significantly compromising overall throughput. In fact, our mechanism, in addition to fulfilling OS requirements, achieves 90 percent of the throughput of one of the best currently known fetch policies for SMTs.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	785
Ending Page	799
Page Count	15
File Size	4086139
File Format	PDF
ISSN	00189340
Volume Number	55
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Operating systems Resource management Computer instructions Multiprocessing Processor scheduling operating systems. Multithreaded processors simultaneous multithreading ILP thread-level parallelism performance predictability real time
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dual-thread Speculation: A Simple Approach to Uncover Thread-level Parallelism on a Simultaneous Multithreaded Processor

A continuation-based noninterruptible multithreading processor architecture

Exploring the performance limits of simultaneous multithreading for memory intensive applications

The Impact of Speculative Execution on SMT Processors

SMT Switch: Software Mechanisms for Power Shifting

CSMT: Simultaneous Multithreading for Clustered VLIW Processors

Cache-Conscious Thread Scheduling for Massively Multithreaded Processors

Mitosis: A Speculative Multithreaded Processor Based on Precomputation Slices

Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors

Predictable performance in SMT processors: synergy between the OS and SMTs

Similar Documents

Dual-thread Speculation: A Simple Approach to Uncover Thread-level Parallelism on a Simultaneous Multithreaded Processor

A continuation-based noninterruptible multithreading processor architecture

Exploring the performance limits of simultaneous multithreading for memory intensive applications

The Impact of Speculative Execution on SMT Processors

SMT Switch: Software Mechanisms for Power Shifting

CSMT: Simultaneous Multithreading for Clustered VLIW Processors

Cache-Conscious Thread Scheduling for Massively Multithreaded Processors

Mitosis: A Speculative Multithreaded Processor Based on Precomputation Slices

Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors

Predictable performance in SMT processors: synergy between the OS and SMTs