NDLI: A novel 3D layer-multiplexed on-chip network

Please wait, while we are loading the content...

CacheCard: caching static and dynamic content on the NIC

Evaluating regular expression matching engines on network and general purpose processors

A NFA-based programmable regular expression match engine

Design and performance analysis of a DRAM-based statistics counter array architecture

Weighted random oblivious routing on torus networks

Divide and discriminate: algorithm for deterministic and fast hash lookups

SPC-FA: synergic parallel compact finite automaton to accelerate multi-string matching with low memory

An ultra high throughput and memory efficient pipeline architecture for multi-match packet classification without TCAMs

Software radio: a broad change in RF communications systems design

Simplifying data path processing in next-generation routers

LaFA: lookahead finite automata for scalable regular expression detection

High throughput architecture for packet classification using FPGA

Motivating future interconnects: a differential measurement analysis of PCI latency

Design of a scalable nanophotonic interconnect for future multicores

Range Tries for scalable address lookup

Memory optimization for packet classification algorithms

Co-match: fast and efficient packet inspection for multiple flows

Networking hardware: what drives innovation?

Exploitation and threat analysis of open mobile devices

An adaptive hash-based multilayer scheduler for L7-filter on a highly threaded hierarchical multi-core server

A block-based reservation architecture for the implementation of large packet buffers

A novel 3D layer-multiplexed on-chip network

Progressive hashing for packet processing using set associative memory

ISP managed peer-to-peer

Experience with high-speed automated application-identification for network-management

Revisiting the internet hourglass: core strength vs. middle-age spread

OASis: towards extensible open-architecture services platforms

Interfacing to a virtualized network infrastructure through network service abstractions

EINIC: an architecture for high bandwidth network I/O on multi-core processors

Implementing URL-based forwarding on a network processor-based router platform

Accelerating OpenFlow switching with network processors

Parallelization of Snort on a multi-core platform

Multiplexing endpoints of HCA to achieve scalability for MPI applications: design, implementation and performance evaluation with uDAPL

Testbed for evaluating worm containment systems

Micro Secure Socket Layer (MSSL) for micro server

External storage middleware for wireless devices with limited resources

A path combinational method for multiple pattern matching

Designing high-speed packet processing tasks at arbitrary levels of abstraction: implementation and evaluation of a MIXMAP system

A lock-free, cache-efficient shared ring buffer for multi-core architectures

SANS: a scalable architecture for network intrusion prevention with stateful frontend

Hash-based routing for scalable datacenters

A novel hybrid SRAM/DRAM memory architecture for fast packet buffers

Theoretic analysis of finite automata for memory-based pattern matching

Binary search on levels using a Bloom filter for IPv6 address lookup

A mobile healthcare system using IMS and the HL7 framework

A novel 3D layer-multiplexed on-chip network

Content Provider	ACM Digital Library
Author	Sunkam Ramanujam, Rohit Lin, Bill
Abstract	Recently, a near-optimal oblivious routing algorithm for 3D mesh networks called Randomized Partially-Minimal (RPM) routing was proposed [12], which works by load-balancing traffic across vertical layers and routing minimally on each horizontal layer. It achieves optimal worst-case throughput when the network radix k is even and within a factor of $1/k^{2}$ of optimal when k is odd, and it achieves significantly lower latencies than Valiant routing [18], the best previously known optimal worst-case throughput algorithm. This paper presents a novel layer-multiplexed (LM) architecture for 3D on-chip networks that exploits the optimality of RPM together with the short inter-layer wiring delays enabled in 3D technology. The LM architecture replaces the one-layer-per-hop routing in a 3D mesh with simpler vertical demultiplexing and multiplexing structures. The proposed LM architecture can achieve the same worst-case throughput as a 3D mesh by adapting RPM routing to the LM architecture. However, the LM architecture consumes 27% less power, occupies 27% less area, attains 14.5% higher average throughput, and achieves 33% lower worst-case hop count for a symmetric 4x4x4 mesh topology. On an asymmetric 8 x 8 x 4 mesh, the LM architecture achieves comparable average-case throughput to a 3D mesh, but consumes 26% less power, takes up 27% less area and attains 20% lower worst-case hop count.
Starting Page	123
Ending Page	132
Page Count	10
File Format	PDF
ISBN	9781605586304
DOI	10.1145/1882486.1882517
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-10-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Oblivious routing 3d ics On-chip interconnection networks
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in