NDLI: Reducing Memory Requirements for High-Performance and Numerically Stable Gaussian Elimination

Please wait, while we are loading the content...

OLAF'16: Second International Workshop on Overlay Architectures for FPGAs

HyperPipelining of High-Speed Interface Logic

SDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC

Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks

Physical Design of 3D FPGAs Embedded with Micro-channel-based Fluidic Cooling

FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures

High Performance Linkage Disequilibrium: FPGAs Hold the Key

Intel Acquires Altera: How Will the World of FPGAs be Affected?

PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems

GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths

Optimal Circuits for Streamed Linear Permutations Using RAM

Reducing Memory Requirements for High-Performance and Numerically Stable Gaussian Elimination

A Low DDR Bandwidth 100FPS 1080p Video 2D Discrete Wavelet Transform Implementation on FPGA (Abstract Only)

A High-throughput Architecture for Lossless Decompression on FPGA Designed Using HLS (Abstract Only)

A 1 GSa/s, Reconfigurable Soft-core FPGA ADC (Abstract Only)

Spatial Debug & Debug Without Re-programming in FPGAs: On-Chip debugging in FPGAs

FCUDA-SoC: Platform Integration for Field-Programmable SoC with the CUDA-to-FPGA Compiler

Going Deeper with Embedded FPGA Platform for Convolutional Neural Network

Stratix™ 10 High Performance Routable Clock Networks

Towards PVT-Tolerant Glitch-Free Operation in FPGAs

LMC: Automatic Resource-Aware Program-Optimized Memory Partitioning

The Stratix™ 10 Highly Pipelined FPGA Architecture

Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis

High Level Synthesis of Complex Applications: An H.264 Video Decoder

FGPU: An SIMT-Architecture for FPGAs

A Scalable Heterogeneous Dataflow Architecture For Big Data Analytics Using FPGAs (Abstract Only)

An Activity Aware Placement Approach For 3D FPGAs (Abstract Only)

A Full-Capacity Local RoutingArchitecture for FPGAs (Abstract Only)

Agile Co-Design for a Reconfigurable Datacenter

Using Stochastic Computing to Reduce the Hardware Requirements for a Restricted Boltzmann Machine Classifier

Boolean Satisfiability-Based Routing and Its Application to Xilinx UltraScale Clock Network

Pitfalls and Tradeoffs in Simultaneous, On-Chip FPGA Delay Measurement

Efficient Memory Partitioning for Parallel Data Access via Data Reuse

Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs

SEU Mitigation and Validation of the LEON3 Soft Processor Using Triple Modular Redundancy for Space Processing

Automatically Optimizing the Latency, Area, and Accuracy of C Programs for High-Level Synthesis

A Study of Pointer-Chasing Performance on Shared-Memory Processor-FPGA Systems

Accelerating Database Query Processing on OpenCL-based FPGAs (Abstract Only)

an Extensible Heterogeneous Multi-FPGA Framework for Accelerating N-body Simulation (Abstract Only)

ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architecture (Abstact Only)

A Platform-Oblivious Approach for Heterogeneous Computing: A Case Study with Monte Carlo-based Simulation for Medical Applications

FPGP: Graph Processing Framework on FPGA A Case Study of Breadth-First Search

Just In Time Assembly of Accelerators

An Improved Global Stereo-Matching on FPGA for Real-Time Applications (Abstract Only)

An FPGA-Based Controller for a 77 GHz MEMS Tri-Mode Automotive Radar (Abstract Only)

Doubling FPGA Throughput via a Soft SerDes Architecture for Full-Bandwidth Serial Pipelining (Abstract Only)

A Case for Work-stealing on FPGAs with OpenCL Atomics

GraphOps: A Dataflow Library for Graph Analytics Acceleration

CASK: Open-Source Custom Architectures for Sparse Kernels

ENFIRE: An Energy-efficient Fine-grained Spatio-temporal Reconfigurable Computing Fabric (Abstact Only)

An FPGA-SOC Based Accelerating Solution for N-body Simulations in MOND (Abstract Only)

Enhanced TERO-PUF Implementations and Characterization on FPGAs (Abstract Only)

Floorplanning of Partially Reconfigurable Design on Heterogeneous FPGA (Abstract Only)

Automated Verification Code Generation in HLS Using Software Execution Traces (Abstract Only)

FPGA Power Estimation Using Automatic Feature Selection (Abstract Only)

Increasing the Utility of Self-Calibration Methods in High-Precision Time Measurement Systems (Abstract Only)

DCPUF: Placement and Routing Constraint based Dynamically Configured Physical Unclonable Function on FPGA (Abstact Only)

HGum: Messaging Framework for Hardware Accelerators (Abstact Only)

Knowledge is Power: Module-level Sensing for Runtime Optimisation (Abstact Only)

Evaluating the Impact of Environmental Factors on Physically Unclonable Functions (Abstract Only)

Low-Swing Signaling for FPGA Power Reduction (Abstract Only)

Machine-Learning driven Auto-Tuning of High-Level Synthesis for FPGAs (Abstract Only)

Stochastic-Based Spin-Programmable Gate Array with Emerging MTJ Device Technology (Abstract Only)

Stochastic-Based Convolutional Networks with Reconfigurable Logic Fabric (Abstract Only)

Re-targeting Optimization Sequences from Scalar Processors to FPGAs in HLS compilers (Abstract Only)

Testing FPGA Local Interconnects Based on Repeatable Configuration Modules (Abstract Only)

t-QuadPlace: Timing Driven Quadratic Placement using Quadrisection Partitioning for FPGAs (Abstact Only)

Reducing Memory Requirements for High-Performance and Numerically Stable Gaussian Elimination

Content Provider	ACM Digital Library
Author	Boland, David
Abstract	Gaussian elimination is a well-known technique to compute the solution to a system of linear equations and boosting its performance is highly desirable. While straightforward parallel techniques are limited either by I/O or on-chip memory bandwidth, block-based algorithms offer the potential to bridge this gap by interleaving I/O with computation. However, these algorithms require the amount of on-chip memory to be at least the square of the number of processing elements available. Using the latest generation Altera FPGAs with hardened floating-point units, this is no longer the case. It follows that the amount of on-chip memory limits performance, a problem that is only likely to increase unless on-chip memory dominates FPGA architecture. In addition to this limitation, existing FPGA implementations of block-based Gaussian elimination either sacrifice numerical stability or efficiency. The former limits the usefulness of these implementations to a small class of matrices, the latter limits its performance. This paper presents a high-performance and numerically stable method to perform Gaussian elimination on an FPGA. This modified algorithm makes use of a deep pipeline to store the matrix and ensures that the peak performance is once again limited by the number of floating-point units that can fit on the FPGA. When applied to large matrices, this technique can obtain a sustained performance of up to 256 GFLOPs on an Arria 10, beginning to tap into the full potential of these devices. This performance is comparable to the peak that could be achieved using a simple block-based algorithm, with the performance on a Stratix 10 predicted to be superior. This is in spite of the fact that the underlying algorithm for the implementation in this paper, Gaussian elimination with pairwise pivoting, is more complex and applicable to a wider range of practical problems.
Starting Page	244
Ending Page	253
Page Count	10
File Format	PDF
ISBN	9781450338561
DOI	10.1145/2847263.2847281
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-02-21
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Fpga Gaussian elimination Linear algebra Pairwise pivoting
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in