NDLI: Adaptive and Speculative Slack Simulations of CMPs on CMPs

Please wait, while we are loading the content...

Message from the General Co-Chairs

Message from the Program Chair

MICRO 2010 Reviewers

Scalable Speculative Parallelization on Commodity Clusters

Hardware Support for Relaxed Concurrency Control in Transactional Memory

A Dynamically Adaptable Hardware Transactional Memory

ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory

Memory Latency Reduction via Thread Throttling

Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior

Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling

Task Superscalar: An Out-of-Order Task Pipeline

Combating Aging with the Colt Duty Cycle Equalizer

SAFER: Stuck-At-Fault Error Recovery for Memories

AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors

Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric

Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies

STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches

Sampling Dead Block Prediction for Last-Level Caches

The ZCache: Decoupling Ways and Associativity

Efficient Selection of Vector Instructions Using Dynamic Programming

Many-Thread Aware Prefetching Mechanisms for GPGPU Applications

Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?

Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels

InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing

Tolerating Concurrency Bugs Using Transactions as Lifeguards

Architectural Support for Fair Reader-Writer Locking

AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection

Register Cache System Not for Latency Reduction Purpose

Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors

Erasing Core Boundaries for Robust and Configurable Performance

Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors

Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches

Understanding the Energy Consumption of Dynamic Random Access Memories

Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory

Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories

Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks

LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support

Throughput-Effective On-Chip Networks for Manycore Accelerators

Adaptive Flow Control for Robust Performance and Energy

ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment

Virtual Snooping: Filtering Snoops in Virtualized Multi-cores

Fractal Coherence: Scalably Verifiable Cache Coherence

A Predictive Model for Dynamic Microarchitectural Adaptivity Control

ReMAP: A Reconfigurable Heterogeneous Multicore Architecture

Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs

Adaptive and Speculative Slack Simulations of CMPs on CMPs

SD3: A Scalable Approach to Dynamic Data-Dependence Profiling

Automatic Parallelization in a Binary Rewriter

Adaptive and Speculative Slack Simulations of CMPs on CMPs

Content Provider	ACM Digital Library
Author	Annavaram, Murali Dubois, Michel Dabbiru, Lakshmi Kumar Chen, Jainwei Wong, Daniel
Abstract	Current trends signal an imminent crisis in the simulation of future CMPs (Chip Multiprocessors). Future micro-architectures will offer more and more thread contexts to execute parallel programs, but the execution speed of each thread will not improve at the same pace. CMPs with 10’s or even100’s of cores are envisioned. Simulating these future CMP sefficiently without compromising accuracy is a challenge. Slack simulation is a general parallel simulation paradigm which provides flexible trade-offs between simulation accuracy and speed. Simulation threads do not synchronize after every target core cycle as in cycle-by-cycle simulation. Rather a maximum slack (the slack bound) is enforced between the clocks of all simulated cores. A slack simulation may become inaccurate because of simulation violations. Such violations occur when a resource is accessed by two cores in different order in the simulation and in the target system. We introduce and demonstrate techniques to detect violations, to adapt the simulation slack to maintain a target violation rate, and to checkpoint and rollback a slack simulation when violations are detected. We show some simulation performance/accuracy data for a set of five Splash benchmarks in the context of an 8-core CMP with a snooping cache coherence protocol simulated on Slack Sim, our universal slack simulation platform.
Starting Page	523
Ending Page	534
Page Count	12
File Format	PDF
ISBN	9780769542997
ISSN	10724451
DOI	10.1109/MICRO.2010.47
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-12-04
Access Restriction	Subscribed
Subject Keyword	Measuring modeling simulation and parallel simulation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in