NDLI: Improving support for locality and fine-grain sharing in chip multiprocessors

Please wait, while we are loading the content...

Outer-loop vectorization: revisited for short SIMD architectures

Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults

The PARSEC benchmark suite: characterization and architectural implications

MCAMP: communication optimization on massively parallel machines with hierarchical scratch-pad memory

Distributed cooperative caching

Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

Leveraging on-chip networks for data cache migration in chip multiprocessors

An adaptive resource partitioning algorithm for SMT processors

Prediction models for multi-dimensional power-performance optimization on many cores

A tuning framework for software-managed memory hierarchies

GPU evolution: will graphics morph into compute?

Redundancy elimination revisited

Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor

Visualizing potential parallelism in sequential programs

Profiler and compiler assisted adaptive I/O prefetching for shared storage caches

Scalable and reliable communication for hardware transactional memory

Multi-optimization power management for chip multiprocessors

Adaptive insertion policies for managing shared caches

Meeting points: using thread criticality to adapt multicore hardware to parallel regions

Mars: a MapReduce framework on graphics processors

Hybrid access-specific software cache techniques for the cell BE architecture

(How) can programmers conquer the multicore menace?

Exploiting loop-dependent stream reuse for stream processors

Skewed redundancy

Characterizing and modeling the behavior of context switch misses

Runtime optimization of vector operations on large scale SMP clusters

Improving support for locality and fine-grain sharing in chip multiprocessors

Multitasking workload scheduling on flexible-core chip multiprocessors

Analysis and approximation of optimal co-scheduling on chip multiprocessors

Multi-mode energy management for multi-tier server clusters

COMIC: a coherent shared memory interface for cell be

Feature selection and policy optimization for distributed instruction placement using reinforcement learning

Improving support for locality and fine-grain sharing in chip multiprocessors

Content Provider	ACM Digital Library
Author	Dwarkadas, Sandhya Hossain, Hemayet Huang, Michael C.
Abstract	Both commercial and scientific workloads benefit from concurrency and exhibit data sharing across threads/processes. The resulting sharing patterns are often fine-grain, with the modified cache lines still residing in the writer's primary cache when accessed. Chip multiprocessors present an opportunity to optimize for fine-grain sharing using direct access to remote processor components through low-latency on-chip interconnects. In this paper, we present Adaptive Replication, Migration, and producer-Consumer Optimization (ARMCO), a coherence protocol that, to the best of our knowledge, is the first to exploit direct access to the L1 caches of remote processors (rather than via coherence mechanisms) in order to support fine-grain sharing. Our goal is to provide support for tightly coupled sharing by recognizing and adapting to common sharing patterns such as migratory, producer-consumer, multiple-reader, and multiple read-write. The protocol places data close to where it is most needed and leverages direct access when following conventional coherence actions proves wasteful. Via targeted optimizations for each of these access patterns, our proposed protocol is able to reduce the average access latency and increase the effective cache capacity at the L1 level with on-chip storage overhead as low as 0.38%. Full-system simulations of 16-processor CMPs show an average (geometric mean) speedup of 1.13 (ranging from 1.04 to 2.26) for 12 commercial, scientific, and mining workloads, with an average of 1.18 if we include 2 microbenchmarks. ARMCO also reduces the on-chip bandwidth requirements and dynamic energy (power) consumption by an average of 33.3% and 31.2% (20.2%) respectively. By evaluating optimizations at both the L1 and the L2 level, we demonstrate that when considering performance, optimization at the L1 level is more effective at supporting fine-grain sharing than that at the L2 level.
Starting Page	155
Ending Page	165
Page Count	11
File Format	PDF
ISBN	9781605582825
DOI	10.1145/1454115.1454138
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-10-25
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Cache coherence Armco L1-to-l1 direct access Fine-grain sharing Chip multiprocessors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving support for locality and fine-grain sharing in chip multiprocesors (2008)

An adaptive cache coherence protocol for chip multiprocessors

Variable forwarding cache coherence for chip multiprocessors.

On Reducing False Sharing While Improving Locality on Shared Memory Multiprocessors

Energy-Aware Cache Coherence Protocol for Chip-Multiprocessors

Cache Coherence Method for Improving Multi-threaded Applications on Multicore Systems

Proximity coherence for chip multiprocessors

Flexible architectural support for fine-grain scheduling

Comparative evaluation of memory models for chip multiprocessors

Improving support for locality and fine-grain sharing in chip multiprocessors

Similar Documents

Improving support for locality and fine-grain sharing in chip multiprocesors (2008)

An adaptive cache coherence protocol for chip multiprocessors

Variable forwarding cache coherence for chip multiprocessors.

On Reducing False Sharing While Improving Locality on Shared Memory Multiprocessors

Energy-Aware Cache Coherence Protocol for Chip-Multiprocessors

Cache Coherence Method for Improving Multi-threaded Applications on Multicore Systems

Proximity coherence for chip multiprocessors

Flexible architectural support for fine-grain scheduling

Comparative evaluation of memory models for chip multiprocessors

Improving support for locality and fine-grain sharing in chip multiprocessors