NDLI: Technology migration technique for designs with strong RET-driven layout restrictions

Please wait, while we are loading the content...

A diagnostic method for detecting and assessing the impact of physical design optimizations on routing

Geometric programming for circuit optimization

Effects of on-chip inductance on power distribution grid

Challenges of analog/mixed-signal SoC design and verification

Modern floorplanning based on fast simulated annealing

An efficient technology mapping algorithm targeting routing congestion under delay constraints

Fast interval-valued statistical interconnect modeling and reduction

Insights and perspectives on physical synthesis

Multilevel generalized force-directed method for circuit placement

The ISPD2005 placement contest and benchmark suite

The death of logic synthesis

An efficient tile-based ECO router with routing graph reduction and enhanced global routing flow

Delay insertion method in clock skew scheduling

A fast algorithm for power grid design

Tutorial on DFM for physical design

Multi-bend bus driven floorplanning

Wire length prediction-based technology mapping and fanout optimization

Thermal via placement in 3D ICs

Physical design tools for hierarchy

Unified quadratic programming approach for mixed mode placement

FastPlace: an analytical placer for mixed-mode designs

A new era for CAD

Routing of analog busses with parasitic symmetry

Improved algorithms for link-based non-tree clock networks for skew variability reduction

Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation

Floorplan assisted data rate enhancement through wire pipelining: a real assessment

Mapping algorithm for large-scale field programmable analog array

Technology migration technique for designs with strong RET-driven layout restrictions

A semi-persistent clustering technique for VLSI circuit placement

Capo: robust and scalable open-source min-cut floorplacer

Coupling aware timing optimization and antenna avoidance in layer assignment

An efficient surface-based low-power buffer insertion algorithm

Are floorplan representations important in digital design?

Evaluation of placer suboptimality via zero-change netlist transformations

mPL6: a robust multilevel mixed-size placement engine

Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design

Early research experience with OpenAccess gear: an open source development environment for physical design

Recursive bisection placement: feng shui 5.0 implementation details

A global routing method for 2-layer ball grid array packages

APlace: a general analytic placement framework

NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs

mFAR: fixed-points-addition-based VLSI placement algorithm

Kraftwerk: a versatile placement approach

Dragon2005: large-scale mixed-size placement tool

Technology migration technique for designs with strong RET-driven layout restrictions

Content Provider	ACM Digital Library
Author	Heng, Fook-Luen Narayan, Rani R. McCullen, Kevin W. Hibbeler, Jason Yuan, Xin Walker, Robert F. Allen, Robert J.
Abstract	Restrictive design rules (RDRs) have been introduced as a simplified layout optimization method to better enable resolution enhancement techniques in ultra-deep submicron designs (16). In this paper, we study the technology migration problem for designs with strong RET-driven layout restrictions, i.e., RDR constraints, which require devices (gates) to be placed on a coarse pitch and in a single orientation. In particular, we study the legalization problem with on-pitch constraints for devices with an objective of minimum layout perturbation. The problem can be formulated as an integer linear programming (ILP) problem with a set of stringent integer constraints, and it can be approximated as a mixed integer linear programming (MILP) problem. Instead of using an MILP solver to solve it, we propose a two-stage method --- first the target on-pitch positions for gates are computed and second the original problem is relaxed to a linear programming problem. Library cell layouts designed in a technology with conventional ground rules have been migrated successfully to a technology with RDRs using our approach.
Starting Page	175
Ending Page	182
Page Count	8
File Format	PDF
ISBN	1595930213
DOI	10.1145/1055137.1055172
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-04-03
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Rdr Restrictive design rules Ret-driven layout Technology migration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Technology migration techniques for simplified layouts with restrictive design rules.

Technology Migration Techniques for Simplified Layouts with Restrictive Design Rules

Technology migration techniques for simplified layouts with restrictive design rules

A Hitchhiker's Guide to the DFM Universe

Technology Migration Techniques for Simplified Layouts with Restrictive Design Rules

Design technology co-optimization in technology definition for 22nm and beyond

Backend CAD Flows for "Restrictive Design Rules"

Backend CAD flows for "restrictive design rules"

Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs

Technology migration technique for designs with strong RET-driven layout restrictions

Similar Documents

Technology migration techniques for simplified layouts with restrictive design rules.

Technology Migration Techniques for Simplified Layouts with Restrictive Design Rules

Technology migration techniques for simplified layouts with restrictive design rules

A Hitchhiker's Guide to the DFM Universe

Technology Migration Techniques for Simplified Layouts with Restrictive Design Rules

Design technology co-optimization in technology definition for 22nm and beyond

Backend CAD Flows for "Restrictive Design Rules"

Backend CAD flows for "restrictive design rules"

Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs

Technology migration technique for designs with strong RET-driven layout restrictions