NDLI: Improved algorithms for link-based non-tree clock networks for skew variability reduction

Please wait, while we are loading the content...

A diagnostic method for detecting and assessing the impact of physical design optimizations on routing

Geometric programming for circuit optimization

Effects of on-chip inductance on power distribution grid

Challenges of analog/mixed-signal SoC design and verification

Modern floorplanning based on fast simulated annealing

An efficient technology mapping algorithm targeting routing congestion under delay constraints

Fast interval-valued statistical interconnect modeling and reduction

Insights and perspectives on physical synthesis

Multilevel generalized force-directed method for circuit placement

The ISPD2005 placement contest and benchmark suite

The death of logic synthesis

An efficient tile-based ECO router with routing graph reduction and enhanced global routing flow

Delay insertion method in clock skew scheduling

A fast algorithm for power grid design

Tutorial on DFM for physical design

Multi-bend bus driven floorplanning

Wire length prediction-based technology mapping and fanout optimization

Thermal via placement in 3D ICs

Physical design tools for hierarchy

Unified quadratic programming approach for mixed mode placement

FastPlace: an analytical placer for mixed-mode designs

A new era for CAD

Routing of analog busses with parasitic symmetry

Improved algorithms for link-based non-tree clock networks for skew variability reduction

Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation

Floorplan assisted data rate enhancement through wire pipelining: a real assessment

Mapping algorithm for large-scale field programmable analog array

Technology migration technique for designs with strong RET-driven layout restrictions

A semi-persistent clustering technique for VLSI circuit placement

Capo: robust and scalable open-source min-cut floorplacer

Coupling aware timing optimization and antenna avoidance in layer assignment

An efficient surface-based low-power buffer insertion algorithm

Are floorplan representations important in digital design?

Evaluation of placer suboptimality via zero-change netlist transformations

mPL6: a robust multilevel mixed-size placement engine

Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design

Early research experience with OpenAccess gear: an open source development environment for physical design

Recursive bisection placement: feng shui 5.0 implementation details

A global routing method for 2-layer ball grid array packages

APlace: a general analytic placement framework

NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs

mFAR: fixed-points-addition-based VLSI placement algorithm

Kraftwerk: a versatile placement approach

Dragon2005: large-scale mixed-size placement tool

Improved algorithms for link-based non-tree clock networks for skew variability reduction

Content Provider	ACM Digital Library
Author	Hu, Jiang Pan, David Z. Rajaram, Anand
Abstract	In the nanometer VLSI technology, the variation effects like manufacturing variation, power supply noise, temperature etc. become very significant. As one of the most vital nets in any synchronous VLSI chip, the Clock Distribution Network (CDN) is especially sensitive to these variations. Recently proposed link-based non-tree [1] addresses this problem by constructing a non-tree that is significantly more tolerant to variations when compared to a clock tree. Although the two algorithms proposed in [1] are effective in reducing the skew variability, they have a few drawbacks including high complexity, lengthy links and uneven link distribution across the clock network. In this paper, we propose two new algorithms that can overcome these disadvantages. The effectiveness of the proposed algorithms has been validated using HSPICE based Monte Carlo simulations. Experimental results show that the new algorithms are able to achieve the same or better skew reduction with an average of 5% wire length increase when compared to the 15% wire length increase of the existing algorithms in [1]. Moreover, the new algorithms scale extremely well to big clock networks, i.e., the bigger the clock network, the less overall link cost (less than 2% for the biggest benchmark we have).
Starting Page	55
Ending Page	62
Page Count	8
File Format	PDF
ISBN	1595930213
DOI	10.1145/1055137.1055150
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-04-03
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Clock network Non-tree clocks Vlsi cad Physical design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improved algorithms for link-based nontree clock networks for skew variability reduction (2005)

Cross link insertion for improving tolerance to variations in clock network synthesis

Fast incremental link insertion in clock networks for skew variability reduction.

Variation tolerant buffered clock network synthesis with cross links

A TSV-cross-link-based approach to 3D-clock network synthesis for improved robustness

Reducing Clock Skew Variability via Cross Links (2004)

Timing-driven variation-aware nonuniform clock mesh synthesis

Reducing clock skew variability via cross links (2004)

Reducing clock skew variability via cross links

Improved algorithms for link-based non-tree clock networks for skew variability reduction

Similar Documents

Improved algorithms for link-based nontree clock networks for skew variability reduction (2005)

Cross link insertion for improving tolerance to variations in clock network synthesis

Fast incremental link insertion in clock networks for skew variability reduction.

Variation tolerant buffered clock network synthesis with cross links

A TSV-cross-link-based approach to 3D-clock network synthesis for improved robustness

Reducing Clock Skew Variability via Cross Links (2004)

Timing-driven variation-aware nonuniform clock mesh synthesis

Reducing clock skew variability via cross links (2004)

Reducing clock skew variability via cross links

Improved algorithms for link-based non-tree clock networks for skew variability reduction