NDLI: Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (SIGP, Vol. 52, Issue. 4)

Content Provider	ACM Digital Library
Author	Kim, Jinchun Gratz, Paul V. Wilkerson, Chris Jiménez, Daniel A. Pugsley, Seth H. Teran, Elvira
Abstract	Data prefetching and cache replacement algorithms have been intensively studied in the design of high performance microprocessors. Typically, the data prefetcher operates in the private caches and does not interact with the replacement policy in the shared Last-Level Cache (LLC). Similarly, most replacement policies do not consider demand and prefetch requests as different types of requests. In particular, program counter (PC)-based replacement policies cannot learn from prefetch requests since the data prefetcher does not generate a PC value. PC-based policies can also be negatively affected by compiler optimizations. In this paper, we propose a holistic cache management technique called Kill-the-PC (KPC) that overcomes the weaknesses of traditional prefetching and replacement policy algorithms. KPC cache management has three novel contributions. First, a prefetcher which approximates the future use distance of prefetch requests based on its prediction confidence. Second, a simple replacement policy provides similar or better performance than current state-of-the-art PC-based prediction using global hysteresis. Third, KPC integrates prefetching and replacement policy into a whole system which is greater than the sum of its parts. Information from the prefetcher is used to improve the performance of the replacement policy and vice-versa. Finally, KPC removes the need to propagate the PC through entire on-chip cache hierarchy while providing a holistic cache management approach with better performance than state-of-the-art PC-, and non-PC-based schemes. Our evaluation shows that KPC provides 8% better performance than the best combination of existing prefetcher and replacement policy for multi-core workloads.
Starting Page	737
Ending Page	749
Page Count	13
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/3093336.3037701
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	52
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory hierarchy Data prefetching Cache replacemet policy
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (CARN, Vol. 45, Issue. 1)

Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (OPSR, Vol. 51, Issue. 2)

Kill the Program Counter: Reconstructing Program Behavior in the Processor Cache Hierarchy

Translation-Triggered Prefetching (SIGP, Vol. 52, Issue. 4)

Software prefetching (SIGP, Vol. 26, Issue. 4)

Mallacc:Accelerating Memory Allocation (SIGP, Vol. 52, Issue. 4)

Crossing Guard:Mediating Host-Accelerator Coherence Interactions (SIGP, Vol. 52, Issue. 4)

GRIFFIN:Guarding Control Flows Using Intel Processor Trace (SIGP, Vol. 52, Issue. 4)

Capturing dynamic memory reference behavior with adaptive cache topology (SIGP, Vol. 33, Issue. 11)

Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (SIGP, Vol. 52, Issue. 4)

Similar Documents

Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (CARN, Vol. 45, Issue. 1)

Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (OPSR, Vol. 51, Issue. 2)

Kill the Program Counter: Reconstructing Program Behavior in the Processor Cache Hierarchy

Translation-Triggered Prefetching (SIGP, Vol. 52, Issue. 4)

Software prefetching (SIGP, Vol. 26, Issue. 4)

Mallacc:Accelerating Memory Allocation (SIGP, Vol. 52, Issue. 4)

Crossing Guard:Mediating Host-Accelerator Coherence Interactions (SIGP, Vol. 52, Issue. 4)

GRIFFIN:Guarding Control Flows Using Intel Processor Trace (SIGP, Vol. 52, Issue. 4)

Capturing dynamic memory reference behavior with adaptive cache topology (SIGP, Vol. 33, Issue. 11)

Kill the Program Counter:Reconstructing Program Behavior in the Processor Cache Hierarchy (SIGP, Vol. 52, Issue. 4)