NDLI: TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (SIGP, Vol. 52, Issue. 4)

Content Provider	ACM Digital Library
Author	Martonosi, Margaret Trippel, Caroline Manerkar, Yatin A. Pellauer, Michael Lustig, Daniel
Abstract	Memory consistency models (MCMs) which govern inter-module interactions in a shared memory system, are a significant, yet often under-appreciated, aspect of system design. MCMs are defined at the various layers of the hardware-software stack, requiring thoroughly verified specifications, compilers, and implementations at the interfaces between layers. Current verification techniques evaluate segments of the system stack in isolation, such as proving compiler mappings from a high-level language (HLL) to an ISA or proving validity of a microarchitectural implementation of an ISA. This paper makes a case for full-stack MCM verification and provides a toolflow, TriCheck, capable of verifying that the HLL, compiler, ISA, and implementation collectively uphold MCM requirements. The work showcases TriCheck's ability to evaluate a proposed ISA MCM in order to ensure that each layer and each mapping is correct and complete. Specifically, we apply TriCheck to the open source RISC-V ISA [55], seeking to verify accurate, efficient, and legal compilations from C11. We uncover under-specifications and potential inefficiencies in the current RISC-V ISA documentation and identify possible solutions for each. As an example, we find that a RISC-V-compliant microarchitecture allows 144 outcomes forbidden by C11 to be observed out of 1,701 litmus tests examined. Overall, this paper demonstrates the necessity of full-stack verification for detecting MCM-related bugs in the hardware-software stack.
Starting Page	119
Ending Page	133
Page Count	15
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/3093336.3037719
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	52
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Here Keywords Separated by semi-colons
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (CARN, Vol. 45, Issue. 1)

TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (OPSR, Vol. 51, Issue. 2)

TriCheck: Memory Model Verification at the Trisection of Software, Hardware, and ISA

Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis (SIGP, Vol. 52, Issue. 4)

HIPStR:Heterogeneous-ISA Program State Relocation (SIGP, Vol. 51, Issue. 4)

AMNESIAC:Amnesic Automatic Computer (SIGP, Vol. 52, Issue. 4)

Breaking the Boundaries in Heterogeneous-ISA Datacenters (SIGP, Vol. 52, Issue. 4)

An Architecture Supporting Formal and Compositional Binary Analysis (SIGP, Vol. 52, Issue. 4)

Identifying Security Critical Properties for the Dynamic Verification of a Processor (SIGP, Vol. 52, Issue. 4)

TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (SIGP, Vol. 52, Issue. 4)

Similar Documents

TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (CARN, Vol. 45, Issue. 1)

TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (OPSR, Vol. 51, Issue. 2)

TriCheck: Memory Model Verification at the Trisection of Software, Hardware, and ISA

Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis (SIGP, Vol. 52, Issue. 4)

HIPStR:Heterogeneous-ISA Program State Relocation (SIGP, Vol. 51, Issue. 4)

AMNESIAC:Amnesic Automatic Computer (SIGP, Vol. 52, Issue. 4)

Breaking the Boundaries in Heterogeneous-ISA Datacenters (SIGP, Vol. 52, Issue. 4)

An Architecture Supporting Formal and Compositional Binary Analysis (SIGP, Vol. 52, Issue. 4)

Identifying Security Critical Properties for the Dynamic Verification of a Processor (SIGP, Vol. 52, Issue. 4)

TriCheck:Memory Model Verification at the Trisection of Software, Hardware, and ISA (SIGP, Vol. 52, Issue. 4)