NDLI: Power-efficient prefetching via bit-differential offset assignment on embedded processors

Content Provider	ACM Digital Library
Author	Zhuang, Xiaotong Pande, Santosh
Abstract	Due to stringent power constraints, aggressive latency hiding approaches such as prefetching are absent in the state-of-the-art embedded processors. There are two main reasons that cause prefetching to be power inefficient. First, compiler inserted prefetch instructions increase code size, therefore could increase I-cache power. Secondly, inaccurate prefetching (esp. for hardware prefetching) leads to high D-cache power consumption due to the useless accesses. In this work, we show that it is possible to support power-efficient prefetching through bit-differentail offset assignment to stack variables.We target the prefetching of relocatable stack variables with a high degree of precision. By assigning the offsets of stack variables in such a way that most consecutive addresses differ by 1 bit, we can prefetch them with compact prefetch instructions to save I-cache power. The compiler first generates an access graph of consecutive memory references and then attempts a layout of the memory locations in the smallest hypercube. Each dimension of the hypercube represents a 1-bit differential addressing. The embedding is carried out in as compact a hypercube as possible in order to save memory space. Each load/store instruction carries a hint regarding prefetching the next memory reference by encoding its differential address with respect to the current one. To reduce D-cache power cost, we further attempt to assign offsets so that most of the consecutive accesses map to the same cache line. Our prefetching is done using a one entry line buffer[1]. As a consequence, many look-ups in D-cache reduce to incremental ones. This results in D-cache activity reduction and power savings.Our prefetching requires both compiler and hardware support. In this paper, we provide implementation on the ARM processor with small modification to the ARM ISA. We tackle issues about out of order commit, predication and speculation through simple modifications to the processor pipeline on non-critical paths. Our goal in this work is to boost performance while maintaining/lowering power consumption. Our results show 12% speed-up and slightly lower power consumption.
Starting Page	67
Ending Page	77
Page Count	11
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/998300.997174
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	39
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Offset assignment Data prefetching Bit-differential addressing Embedded processors
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power-efficient prefetching via bit-differential offset assignment on embedded processors

Power-efficient prefetching for embedded processors

Storage assignment optimizations through variable coalescence for embedded processors

An ILP solution to address code generation for embedded applications on digital signal processors

Storage assignment optimizations to generate compact and efficient code on embedded DSPs

An efficient code update scheme for DSP applications in mobile embedded systems

Implementing bit-addressing with specialization

A retargetable register allocation framework for embedded processors

EMBARC:an efficient memory bank assignment algorithm for retargetable compilers

Power-efficient prefetching via bit-differential offset assignment on embedded processors

Similar Documents

Power-efficient prefetching via bit-differential offset assignment on embedded processors

Power-efficient prefetching for embedded processors

Storage assignment optimizations through variable coalescence for embedded processors

An ILP solution to address code generation for embedded applications on digital signal processors

Storage assignment optimizations to generate compact and efficient code on embedded DSPs

An efficient code update scheme for DSP applications in mobile embedded systems

Implementing bit-addressing with specialization

A retargetable register allocation framework for embedded processors

EMBARC:an efficient memory bank assignment algorithm for retargetable compilers

Power-efficient prefetching via bit-differential offset assignment on embedded processors