NDLI: A formal concurrency model based architecture description language for synthesis of software development tools

Content Provider	ACM Digital Library
Author	Qin, Wei Rajagopalan, Subramanian Malik, Sharad
Abstract	Rapidly increasing design and manufacturing non-recurring engineering (NRE) costs are prompting a shift in electronic design from hardwired application specific integrated circuits (ASICs) to the use of software on programmable platforms. However, in order to minimize the power and performance overhead of such processors, we are seeing the introduction of domain or application specific processors such as network and communication processors. The design of such specialized processors requires software development tools such as simulators and compilers. In order to quickly develop these tools for multiple design points under consideration, it is highly desirable to have them synthesized from formal processor descriptions written in Architecture Description Languages (ADLs). In this paper, we present the Mescal Architecture Description Language (MADL). MADL features a two-layer structure, a core layer and an annotation layer. The core layer is based on a formal and flexible microprocessor model -- the operation state machine (OSM), which enables MADL to express the concurrency at the operation execution level for a wide range of architectures. We address the challenges faced in designing the core layer to combine the OSM model with techniques for achieving compact processor descriptions. The annotation layer features a generic syntax that allows creating annotation schemes to specify implementation dependent or tool specific information. To show the effectiveness of MADL, we present an MADL-based simulator synthesis framework that has been used to generate efficient cycle accurate simulators and instruction set simulators with very low development effort. We also describe our annotation schemes that enable the extraction of architecture properties for use in instruction scheduling and integer-linear-programming based register allocation. Our experimental results demonstrate the efficacy of MADL as a practical and promising language for the development of programmable platforms.
Starting Page	47
Ending Page	56
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/998300.997171
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	39
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A formal concurrency model based architecture description language for synthesis of software development tools

A three-level component model in component based software development

A formal concurrency model based architecture description language for synthesis of software development tools (2004)

Integrating safety analysis into the model-based development toolchain of automotive embedded systems

Effective compiler generation by architecture description

Proving thread termination

Abstraction-guided synthesis of synchronization

CONCURRIT:a domain specific language for reproducing concurrency bugs

Formal techniques for OO software development

A formal concurrency model based architecture description language for synthesis of software development tools

Similar Documents

A formal concurrency model based architecture description language for synthesis of software development tools

A three-level component model in component based software development

A formal concurrency model based architecture description language for synthesis of software development tools (2004)

Integrating safety analysis into the model-based development toolchain of automotive embedded systems

Effective compiler generation by architecture description

Proving thread termination

Abstraction-guided synthesis of synchronization

CONCURRIT:a domain specific language for reproducing concurrency bugs

Formal techniques for OO software development

A formal concurrency model based architecture description language for synthesis of software development tools