NDLI: Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Content Provider	ACM Digital Library
Author	Irwin, Mary J. Kandemir, Mahmut Narayanan, Sri H.K. Ozturk, Ozcan
Abstract	Chip multiprocessors (CMPs) are expected to be the building blocks for future computer systems. While architecting these emerging CMPs is a challenging problem on its own, programming them is even more challenging. As the number of cores accommodated in chip multiprocessors increases, network-on-chip (NoC) type communication fabrics are expected to replace traditional point-to-point buses. Most of the prior software related work so far targeting CMPs focus on performance and power aspects. However, as technology scales, components of a CMP are being increasingly exposed to both transient and permanent hardware failures. This paper presents and evaluates a compiler-directed power-performance aware reliability enhancement scheme for network-on-chip (NoC) based chip multiprocessors (CMPs). The proposed scheme improves on-chip communication reliability by duplicating messages traveling across CMP nodes such that, for each original message, its duplicate uses a different set of communication links as much as possible (to satisfy performance constraint). In addition, our approach tries to reuse communication links across the different phases of the program to maximize link shutdown opportunities for the NoC (to satisfy power constraint). Our results show that the proposed approach is very effective in improving on-chip network reliability, without causing excessive power or performance degradation. In our experiments, we also evaluate the performance oriented and energy oriented versions of our compiler-directed reliability enhancement scheme, and compare it to two pure hardware based fault tolerant routing schemes.
Starting Page	85
Ending Page	94
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1755951.1755902
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	45
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Compiler Noc Chip multiprocessors Reliability
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Compiler-directed application mapping for NoC based chip multiprocessors

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

A compiler-directed data prefetching scheme for chip multiprocessors

Reducing NoC energy consumption through compiler-directed channel voltage scaling

Compiler-directed channel allocation for saving power in on-chip networks

Compiler-directed page coloring for multiprocessors (SIGP, Vol. 31, Issue. 9)

An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures

Profile-driven energy reduction in network-on-chips

Compiler-directed application mapping for NoC based chip multiprocessors

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Similar Documents

Compiler-directed application mapping for NoC based chip multiprocessors

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

A compiler-directed data prefetching scheme for chip multiprocessors

Reducing NoC energy consumption through compiler-directed channel voltage scaling

Compiler-directed channel allocation for saving power in on-chip networks

Compiler-directed page coloring for multiprocessors (SIGP, Vol. 31, Issue. 9)

An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures

Profile-driven energy reduction in network-on-chips

Compiler-directed application mapping for NoC based chip multiprocessors

Compiler directed network-on-chip reliability enhancement for chip multiprocessors