NDLI: A compiler-directed data prefetching scheme for chip multiprocessors

Content Provider	ACM Digital Library
Author	Son, Seung Woo Karakoy, Mustafa Chakrabarti, Dhruva Kandemir, Mahmut
Abstract	Data prefetching has been widely used in the past as a technique for hiding memory access latencies. However, data prefetching in multi-threaded applications running on chip multiprocessors (CMPs) can be problematic when multiple cores compete for a shared on-chip cache (L2 or L3). In this paper, we (i) quantify the impact of conventional data prefetching on shared caches in CMPs. The experimental data collected using multi-threaded applications indicates that, while data prefetching improves performance in small number of cores, its benefits reduce significantly as the number of cores is increased, that is, it is not scalable; (ii) identify harmful prefetches as one of the main contributors for degraded performance with a large number of cores; and (iii) propose and evaluate a compiler-directed data prefetching scheme for shared on-chip cache based CMPs. The proposed scheme first identifies program phases using static compiler analysis, and then divides the threads into groups within each phase and assigns a customized prefetcher thread (helper thread) to each group of threads. This helps to reduce the total number of prefetches issued, prefetch overheads, and negative interactions on the shared cache space due to data prefetches, and more importantly, makes compiler-directed prefetching a scalable optimization for CMPs. Our experiments with the applications from the SPEC OMP benchmark suite indicate that the proposed scheme improves overall parallel execution latency by 18.3% over the no-prefetch case and 6.4% over the conventional data prefetching scheme (where each core prefetches its data independently), on average, when 12 cores are used. The corresponding average performance improvements with 24 cores are 16.4% (over the no-prefetch case) and 11.7% (over the conventional prefetching case). We also demonstrate that the proposed scheme is robust under a wide range of values of our major simulation parameters, and the improvements it achieves come very close to those that can be achieved using an optimal scheme.
Starting Page	209
Ending Page	218
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1594835.1504208
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	44
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Compiler Prefetching Helper thread Chip multiprocessors
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A compiler-directed data prefetching scheme for chip multiprocessors

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Inter-core prefetching for multicore processors using migrating helper threads (SIGP, Vol. 46, Issue. 3)

Compiler-directed application mapping for NoC based chip multiprocessors

Software data spreading:leveraging distributed caches to improve single thread performance

Compiler-directed page coloring for multiprocessors (SIGP, Vol. 31, Issue. 9)

Design and evaluation of a compiler algorithm for prefetching

Stealth prefetching (SIGP, Vol. 41, Issue. 11)

Compiler-directed channel allocation for saving power in on-chip networks

A compiler-directed data prefetching scheme for chip multiprocessors

Similar Documents

A compiler-directed data prefetching scheme for chip multiprocessors

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Inter-core prefetching for multicore processors using migrating helper threads (SIGP, Vol. 46, Issue. 3)

Compiler-directed application mapping for NoC based chip multiprocessors

Software data spreading:leveraging distributed caches to improve single thread performance

Compiler-directed page coloring for multiprocessors (SIGP, Vol. 31, Issue. 9)

Design and evaluation of a compiler algorithm for prefetching

Stealth prefetching (SIGP, Vol. 41, Issue. 11)

Compiler-directed channel allocation for saving power in on-chip networks

A compiler-directed data prefetching scheme for chip multiprocessors