NDLI: Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Content Provider	ACM Digital Library
Author	Li, Minming Liu, Tiantian Xue, Chun Jason Zhao, Yingchao
Abstract	A large number of embedded systems include 8-bit microcontrollers for their energy efficiency and low cost. Multi-bank memory architecture is commonly applied in 8-bit microcontrollers to increase the size of memory without extending address buses. To switch among different memory banks, a special instruction, Bank Selection, is used. How to minimize the number of bank selection instructions inserted is important to reduce code size for embedded systems. In this paper, we consider how to insert the minimum number of bank selection instructions in a program to achieve feasibility. A program can be represented by a control flow graph (CFG). We prove that it is NP-Hard to insert the minimum number of bank selection instructions if all the variables are pre-assigned to memory banks. Therefore, we introduce a 2-approximation algorithm using a rounding method. When the CFG is a tree or the out-degree of each node in the CFG is at most two, we show that we can insert the bank selection instructions optimally in polynomial time. We then consider the case when there are some nodes that do not access any memory bank and design a dynamic programming method to compute the optimal insertion strategy when the CFG is a tree. Experimental result shows the proposed techniques can reduce bank selection instructions significantly on partitioned memory architecture.
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1755951.1755890
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	45
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Partitioned memory architecture Bank selection instruction minimization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Joint variable partitioning and bank selection instruction optimization for partitioned memory architectures

Minimal placement of bank selection instructions for partitioned memory architectures

Operation and data mapping for CGRAs with multi-bank memory

Software partitioning of hardware transactions

Generalized instruction selection using SSA-graphs

BURG:fast optimal instruction selection and tree parsing

Instruction architecture of an aerospace multiprocessor

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Similar Documents

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Joint variable partitioning and bank selection instruction optimization for partitioned memory architectures

Minimal placement of bank selection instructions for partitioned memory architectures

Operation and data mapping for CGRAs with multi-bank memory

Software partitioning of hardware transactions

Generalized instruction selection using SSA-graphs

BURG:fast optimal instruction selection and tree parsing

Instruction architecture of an aerospace multiprocessor

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture