NDLI: Bytecode fetch optimization for a Java interpreter (CARN, Vol. 30, Issue. 5)

Content Provider	ACM Digital Library
Author	Ogata, Kazunori Nakatani, Toshio Komatsu, Hideaki
Abstract	Interpreters play an important role in many languages, and their performance is critical particularly for the popular language Java. The performance of the interpreter is important even for high-performance virtual machines that employ just-in-time compiler technology, because there are advantages in delaying the start of compilation and in reducing the number of the target methods to be compiled. Many techniques have been proposed to improve the performance of various interpreters, but none of them has fully addressed the issues of minimizing redundant memory accesses and the overhead of indirect branches inherent to interpreters running on superscalar processors. These issues are especially serious for Java because each bytecode is typically one or a few bytes long and the execution routine for each bytecode is also short due to the low-level, stack-based semantics of Java bytecode. In this paper, we describe three novel techniques of our Java bytecode interpreter, write-through top-of-stack caching (WT), position-based handler customization (PHC), and position-based speculative decoding (PSD), which ameliorate these problems for the PowerPC processors. We show how each technique contributes to improving the overall performance of the interpreter for major Java benchmark programs on an IBM POWER3 processor. Among three, PHC is the most effective one. We also show that the main source of memory accesses is due to bytecode fetches and that PHC successfully eliminates the majority of them, while it keeps the instruction cache miss ratios small.
Starting Page	58
Ending Page	67
Page Count	10
File Format	PDF
ISSN	01635964
DOI	10.1145/635506.605404
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	30
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Java Powerpc Pipelined interpreter Bytecode interpreter Superscalar processor Performance Stack caching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bytecode fetch optimization for a Java interpreter

Bytecode fetch optimization for a Java interpreter (OPSR, Vol. 36, Issue. 5)

Bytecode fetch optimization for a Java interpreter (SIGP, Vol. 37, Issue. 10)

A performance counter architecture for computing accurate CPI components (CARN, Vol. 34, Issue. 5)

The floating point performance of a superscalar SPARC processor (CARN, Vol. 19, Issue. 2)

A comparative study of arbitration algorithms for the Alpha 21364 pipelined router (CARN, Vol. 30, Issue. 5)

Increasing web server throughput with network interface data caching (CARN, Vol. 30, Issue. 5)

A study of scalar compilation techniques for pipelined supercomputers (CARN, Vol. 15, Issue. 5)

A stream compiler for communication-exposed architectures (CARN, Vol. 30, Issue. 5)

Bytecode fetch optimization for a Java interpreter (CARN, Vol. 30, Issue. 5)

Similar Documents

Bytecode fetch optimization for a Java interpreter

Bytecode fetch optimization for a Java interpreter (OPSR, Vol. 36, Issue. 5)

Bytecode fetch optimization for a Java interpreter (SIGP, Vol. 37, Issue. 10)

A performance counter architecture for computing accurate CPI components (CARN, Vol. 34, Issue. 5)

The floating point performance of a superscalar SPARC processor (CARN, Vol. 19, Issue. 2)

A comparative study of arbitration algorithms for the Alpha 21364 pipelined router (CARN, Vol. 30, Issue. 5)

Increasing web server throughput with network interface data caching (CARN, Vol. 30, Issue. 5)

A study of scalar compilation techniques for pipelined supercomputers (CARN, Vol. 15, Issue. 5)

A stream compiler for communication-exposed architectures (CARN, Vol. 30, Issue. 5)

Bytecode fetch optimization for a Java interpreter (CARN, Vol. 30, Issue. 5)