NDLI: Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage

Please wait, while we are loading the content...

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 13

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 12

Issue 4(Regular Papers), July 2016

Issue 3(Special Issue on Cross-Layer System Design and Regular Papers), September 2015

Issue 2(Special Issue on Advances in Design of Ultra-Low Power Circuits and Systems in Emerging Technologies), August 2015

Issue 1, July 2015

mNoC: Large Nanophotonic Network-on-Chip Crossbars with Molecular Scale Devices

Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory

A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory

Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage

MN-MATE: Elastic Resource Management of Manycores and a Hybrid Memory Hierarchy for a Cloud Node

A Write-Aware STTRAM-Based Register File Architecture for GPGPU

A Sub-μ A Stand-By Current Synchronous Electric Charge Extractor for Piezoelectric Energy Harvesting

Quick: A HW/SW Approach for Computing across Power Cycles in Transiently Powered Computers

Fault-Tolerant Operations for Universal Blind Quantum Computation

SCKVdd: A Scalable Clock-Controlled Self-Stabilized Voltage Technique for Low Power CMOS Digital Circuits

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 11

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 10

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 9

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 8

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 7

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 6

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 5

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 4

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 3

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 2

ACM Journal on Emerging Technologies in Computing Systems (JETC) : Volume 1

Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage

Content Provider	ACM Digital Library
Author	Venkatesan, Rangharajan Sharad, Mrigank Roy, Kaushik Raghunathan, Anand
Copyright Year	2015
Abstract	Spintronic memories are considered to be promising candidates for future on-chip memories due to their high density, nonvolatility, and near-zero leakage. However, they also face challenges such as high write energy and latency and limited read speed due to single-ended sensing. Further, the conflicting requirements of read and write operations lead to stringent design constraints that severely compromises their benefits. Recently, domain wall memory was proposed as a spintronic memory that has a potential for very high density by storing multiple bits in the domains of a ferromagnetic nanowire. While reliable operation of DWM memory with multiple domains faces many challenges, single-bit cells that utilize domain wall motion for writes have been experimentally demonstrated [Fukami et al. 2009]. This bit-cell, which we refer to as Domain Wall Memory with Shift-based Write (DWM-SW), achieves improved write efficiency and features decoupled read-write paths, enabling independent optimizations of read and write operations. However, these benefits are achieved at the cost of sacrificing the original goal of improved density. In this work, we explore multilevel storage as a new direction to enhance the density benefits of DWM-SW. At the device level, we propose a new device--multilevel DWM with shift-based write (ML-DWM-SW)--that is capable of storing 2 bits in a single device. At the circuit level, we propose a ML-DWM-SW based bit-cell design and layout. The ML-DWM-SW bit-cell incurs no additional area overhead compared to the DWM-SW bit-cell despite storing an additional bit, thereby achieving roughly twice the density. However, it requires a two-step write operation and has data-dependent read and write energies, which pose unique challenges. To address these issues, we propose suitable architectural optimizations: (i) intra-word interleaving and (ii) bit encoding. We design “all-spin” cache architectures using the proposed ML-DWM-SW bit-cell for both general purpose processors as well as general purpose graphics processing units (GPGPUs). We perform an iso-capacity replacement of SRAM with spintronic memories and study the energy and area benefits at iso-performance conditions. For general purpose processors, the ML-DWM-SW cache achieves 10X reduction in energy and 4.4X reduction in cache area compared to an SRAM cache and 2X and 1.7X reduction in energy and area, respectively, compared to an STT-MRAM cache. For GPGPUs, the ML-DWM-SW cache achieves 5.3X reduction in energy and 3.6X area reduction compared to SRAM and 3.5X energy reduction and 1.9X area reduction compared to STT-MRAM.
Starting Page	1
Ending Page	27
Page Count	27
File Format	PDF
ISSN	15504832
e-ISSN	15504840
DOI	10.1145/2723165
Journal	ACM Journal on Emerging Technologies in Computing Systems (JETC)
Volume Number	12
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-08-03
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Domain wall memory Cache architecture Multilevel bit-cell Spintronic memory
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Nanoscience and Nanotechnology Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes

DWM-TAPESTRI - An energy efficient all-spin cache using domain wall shift based writes

Impact of spintronic memory on multicore cache hierarchy design

On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations

Spintronic PUFs for Security, Trust, and Authentication

Designing Efficient Heterogeneous Memory Architectures

STT-RAM Cache Hierarchy With Multiretention MTJ Designs

Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation

DeNovoND: Efficient Hardware for Disciplined Nondeterminism

Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage

Similar Documents

DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes

DWM-TAPESTRI - An energy efficient all-spin cache using domain wall shift based writes

Impact of spintronic memory on multicore cache hierarchy design

On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations

Spintronic PUFs for Security, Trust, and Authentication

Designing Efficient Heterogeneous Memory Architectures

STT-RAM Cache Hierarchy With Multiretention MTJ Designs

Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation

DeNovoND: Efficient Hardware for Disciplined Nondeterminism

Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage