NDLI: Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip

Content Provider	ACM Digital Library
Author	Chung, Haera Teuscher, Christof Pande, Partha
Copyright Year	2014
Abstract	Traditional metal-wire-based networks-on-chip (NoC) suffer from high latency and power dissipation as the system size scales up in the number of cores. This limitation stems from the inherent multihop communication nature of larger NoCs. It has previously been shown that the performance of NoCs can be significantly improved by introducing long-range, low power, and high-bandwidth single-hop links between distant cores. While previous work has focused on specific NoC architectures and configurations, it remains an open question whether heterogeneous link types are beneficial in a broad range of NoC architectures. In this article, we show that a generic NoC architecture with heterogeneous link types allows for NoCs with higher bandwidth at a lower cost compared to homogeneous networks. We further show that such NoCs scale up significantly better in terms of performance and cost. We demonstrate these broadly-applicable results by using a technology-agnostic complex network approach that targets NoC architectures with various emerging link types.
Starting Page	1
Ending Page	27
Page Count	27
File Format	PDF
ISSN	15504832
e-ISSN	15504840
DOI	10.1145/2567666
Journal	ACM Journal on Emerging Technologies in Computing Systems (JETC)
Volume Number	10
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-05-06
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Networks-on-chip Heterogeneous Optical Wireless
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Nanoscience and Nanotechnology Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance evaluation and design trade-offs for wireless network-on-chip architectures

PROTON+: A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer

Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication

iConn: A Communication Infrastructure for Heterogeneous Computing Architectures

SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor

A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors

CDMA Enabled Wireless Network-on-Chip

Design Options for Optical Ring Interconnect in Future Client Devices

Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip

Similar Documents

Performance evaluation and design trade-offs for wireless network-on-chip architectures

PROTON+: A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer

Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication

iConn: A Communication Infrastructure for Heterogeneous Computing Architectures

SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor

A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors

CDMA Enabled Wireless Network-on-Chip

Design Options for Optical Ring Interconnect in Future Client Devices

Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip