NDLI logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Transactions on Embedded Computing Systems (TECS)
  2. ACM Transactions on Embedded Computing Systems (TECS) : Volume 12
  3. Issue 2s(Special Section on Probabilistic Embedded Computing), May 2013
  4. PROARTIS: Probabilistically Analyzable Real-Time Systems
Loading...

Please wait, while we are loading the content...

ACM Transactions on Embedded Computing Systems (TECS) : Volume 16
ACM Transactions on Embedded Computing Systems (TECS) : Volume 15
ACM Transactions on Embedded Computing Systems (TECS) : Volume 14
ACM Transactions on Embedded Computing Systems (TECS) : Volume 13
ACM Transactions on Embedded Computing Systems (TECS) : Volume 12
Issue 4(Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures), June 2013
Issue 2s(Special Section on Probabilistic Embedded Computing), May 2013
Introduction to Special Section on Probabilistic Embedded Computing
Ten Years of Building Broken Chips: The Physics and Engineering of Inexact Computing
Parallelizing Sequential Programs with Statistical Accuracy Tests
Exploiting Timing Error Resilience in Processor Architecture
Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling
Half-Wits: Software Techniques for Low-Voltage Probabilistic Storage on Microcontrollers with NOR Flash Memory
Survey of Stochastic Computing
Synthesizing Parsimonious Inexact Circuits through Probabilistic Design Techniques
PROARTIS: Probabilistically Analyzable Real-Time Systems
Probabilistic Temporal Logic Falsification of Cyber-Physical Systems
Energy- and Thermal-Aware Video Coding via Encoder/Decoder Workload Balancing
Hardware-Based Load Value Trace Filtering for On-the-Fly Debugging
Issue 1s(Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems), March 2013
Issue 3, March 2013
Issue 2(Special issue on embedded systems for interactive multimedia services (ES-IMS)), February 2013
Issue 1(Special Issue on Modeling and Verification of Discrete Event Systems), January 2013
ACM Transactions on Embedded Computing Systems (TECS) : Volume 11
ACM Transactions on Embedded Computing Systems (TECS) : Volume 11S
ACM Transactions on Embedded Computing Systems (TECS) : Volume 10
ACM Transactions on Embedded Computing Systems (TECS) : Volume 9
ACM Transactions on Embedded Computing Systems (TECS) : Volume 8
ACM Transactions on Embedded Computing Systems (TECS) : Volume 7
ACM Transactions on Embedded Computing Systems (TECS) : Volume 6
ACM Transactions on Embedded Computing Systems (TECS) : Volume 5
ACM Transactions on Embedded Computing Systems (TECS) : Volume 4
ACM Transactions on Embedded Computing Systems (TECS) : Volume 3
ACM Transactions on Embedded Computing Systems (TECS) : Volume 2
ACM Transactions on Embedded Computing Systems (TECS) : Volume 1

Similar Documents

...
Scalable precision cache analysis for real-time software

Article

...
Worst-case execution-time analysis for embedded real-time systems

Article

...
WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems

Article

...
WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture

Article

...
The worst-case execution-time problem—overview of methods and survey of tools

Article

...
Schedulability analysis of EDF-scheduled embedded real-time systems with resource sharing

Article

...
Analyzing the worst-case execution time for instruction caches with prefetching

Article

...
The worst-case execution time tool challenge 2006

Article

...
Fast and Precise Worst-Case Interference Placement for Shared Cache Analysis

Article

PROARTIS: Probabilistically Analyzable Real-Time Systems

Content Provider ACM Digital Library
Author Kosmidis, Leonidas Lo, Code Vardanega, Tullio Maxim, Dorin Santinelli, Luca Cazorla, Francisco J. Triquet, Benoit Cucu, Liliana Bernat, Guillem Quiñones, Eduardo Wartel, Franck Houston, Michael Berger, Emery Abella, Jaume
Copyright Year 2013
Abstract Static timing analysis is the state-of-the-art practice of ascertaining the timing behavior of current-generation real-time embedded systems. The adoption of more complex hardware to respond to the increasing demand for computing power in next-generation systems exacerbates some of the limitations of static timing analysis. In particular, the effort of acquiring (1) detailed information on the hardware to develop an accurate model of its execution latency as well as (2) knowledge of the timing behavior of the program in the presence of varying hardware conditions, such as those dependent on the history of previously executed instructions. We call these problems the timing analysis walls. In this vision-statement article, we present probabilistic timing analysis, a novel approach to the analysis of the timing behavior of next-generation real-time embedded systems. We show how probabilistic timing analysis attacks the timing analysis walls; we then illustrate the mathematical foundations on which this method is based and the challenges we face in the effort of efficiently implementing it. We also present experimental evidence that shows how probabilistic timing analysis reduces the extent of knowledge about the execution platform required to produce probabilistically accurate WCET estimations.
Starting Page 1
Ending Page 26
Page Count 26
File Format PDF
ISSN 15399087
e-ISSN 15583465
DOI 10.1145/2465787.2465796
Volume Number 12
Issue Number 2s
Journal ACM Transactions on Embedded Computing Systems (TECS)
Language English
Publisher Association for Computing Machinery (ACM)
Publisher Date 2013-05-01
Publisher Place New York
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword Embedded and real-time systems Probablistic real-time systems Resource sharing Worst-case execution time
Content Type Text
Resource Type Article
Subject Hardware and Architecture Software
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...