NDLI: Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling

Please wait, while we are loading the content...

Issue 1s(Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems), March 2013

Issue 3, March 2013

Issue 2(Special issue on embedded systems for interactive multimedia services (ES-IMS)), February 2013

Issue 1(Special Issue on Modeling and Verification of Discrete Event Systems), January 2013

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11S

ACM Transactions on Embedded Computing Systems (TECS) : Volume 10

ACM Transactions on Embedded Computing Systems (TECS) : Volume 9

ACM Transactions on Embedded Computing Systems (TECS) : Volume 8

ACM Transactions on Embedded Computing Systems (TECS) : Volume 7

ACM Transactions on Embedded Computing Systems (TECS) : Volume 6

ACM Transactions on Embedded Computing Systems (TECS) : Volume 5

ACM Transactions on Embedded Computing Systems (TECS) : Volume 4

ACM Transactions on Embedded Computing Systems (TECS) : Volume 3

ACM Transactions on Embedded Computing Systems (TECS) : Volume 2

ACM Transactions on Embedded Computing Systems (TECS) : Volume 1

Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling

Content Provider	ACM Digital Library
Author	Raghunathan, Anand Roy, Kaushik Chakradhar, Srimat T. Chippa, Vinay K.
Copyright Year	2013
Abstract	Several current and emerging applications do not have a unique result for a given input; rather, functional correctness is defined in terms of output quality. Recently proposed design techniques exploit the inherent resilience of such applications and achieve improved efficiency (energy or performance) by foregoing correct execution of all the constituent computations. Hardware and software systems that are thus designed may be viewed as scalable effort systems, since they offer the capability to modulate the effort that they expend towards computation, thereby allowing for trade-offs between output quality and efficiency. We propose the concept of Dynamic Effort Scaling (DES), which refers to dynamic management of the control knobs that are exposed by scalable effort systems. We argue the need for DES by observing that the degree of resilience often varies significantly across applications, across datasets, and even within a dataset. We propose a general conceptual framework for DES by formulating it as a feedback control problem, wherein the scaling mechanisms are regulated with the goal of maintaining output quality at or above a specified limit. We present an implementation of Dynamic Effort Scaling for recognition and mining applications and evaluate it for the support vector machines and K-means clustering algorithms under various application scenarios and datasets. Our results clearly demonstrate the benefits of the proposed approach---statically setting the scaling mechanisms leads to either significant error overshoot or significant opportunities for energy savings left on the table unexploited. In contrast, DES is able to effectively regulate the output quality while maximally exploiting the time-varying resiliency in the workload.
Starting Page	1
Ending Page	23
Page Count	23
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/2465787.2465792
Volume Number	12
Issue Number	2s
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Dynamic effort scaling K-means clustering Approximate computing Low power design Mining Recognition Scalable effort Support vector machines
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic effort scaling: Managing the quality-efficiency tradeoff

Dynamic effort scaling: managing the quality-efficiency tradeoff

Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency

Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency

Scalable Effort Hardware Design

DVAS: Dynamic Voltage Accuracy Scaling for increased energy-efficiency in approximate computing

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding

Network-Level Power-Performance Trade-Off in Wearable Activity Recognition: A Dynamic Sensor Selection Approach

Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling

Similar Documents

Dynamic effort scaling: Managing the quality-efficiency tradeoff

Dynamic effort scaling: managing the quality-efficiency tradeoff

Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency

Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency

Scalable Effort Hardware Design

DVAS: Dynamic Voltage Accuracy Scaling for increased energy-efficiency in approximate computing

Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis

Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding

Network-Level Power-Performance Trade-Off in Wearable Activity Recognition: A Dynamic Sensor Selection Approach

Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling