NDLI: Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking

Content Provider	ACM Digital Library
Author	Beeraka, Gautham Fang, Zhenman Mehta, Sanyam Zang, Binyu Zhai, Antonia Yew, Pen-Chung Greensky, James
Copyright Year	2015
Abstract	As multicore and many-core architectures evolve, their memory systems are becoming increasingly more complex. To bridge the latency and bandwidth gap between the processor and memory, they often use a mix of multilevel private/shared caches that are either blocking or nonblocking and are connected by high-speed network-on-chip. Moreover, they also incorporate hardware and software prefetching and simultaneous multithreading (SMT) to hide memory latency. On such multi- and many-core systems, to incorporate various memory optimization schemes using compiler optimizations and performance tuning techniques, it is crucial to have microarchitectural details of the target memory system. Unfortunately, such details are often unavailable from vendors, especially for newly released processors. In this article, we propose a novel microbenchmarking methodology based on short elapsed-time events (SETEs) to obtain comprehensive memory microarchitectural details in multi- and many-core processors. This approach requires detailed analysis of potential interfering factors that could affect the intended behavior of such memory systems. We lay out effective guidelines to control and mitigate those interfering factors. Taking the impact of SMT into consideration, our proposed methodology not only can measure traditional cache/memory latency and off-chip bandwidth but also can uncover the details of software and hardware prefetching units not attempted in previous studies. Using the newly released Intel Xeon Phi many-core processor (with in-order cores) as an example, we show how we can use a set of microbenchmarks to determine various microarchitectural features of its memory system (many are undocumented from vendors). To demonstrate the portability and validate the correctness of such a methodology, we use the well-documented Intel Sandy Bridge multicore processor (with out-of-order cores) as another example, where most data are available and can be validated. Moreover, to illustrate the usefulness of the measured data, we do a multistage coordinated data prefetching case study on both Xeon Phi and Sandy Bridge and show that by using the measured data, we can achieve 1.3X and 1.08X performance speedup, respectively, compared to the state-of-the-art Intel ICC compiler. We believe that these measurements also provide useful insights into memory optimization, analysis, and modeling of such multicore and many-core architectures.
Starting Page	1
Ending Page	26
Page Count	26
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2687356
Volume Number	11
Issue Number	4
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-01-09
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Microbenchmarking Many-core Memory microarchitecture Multicore Prefetching
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching

Prefetch-Aware Memory Controllers

Applied inference: Case studies in microarchitectural design

CAFFEINE: A Utility-Driven Prefetcher Aggressiveness Engine for Multicores

Microarchitectural performance comparison of Intel Knights Corner and Intel Sandy Bridge with CFD applications

Reliable Integrity Checking in Multicore Processors

HARS: A hardware-assisted runtime software for embedded many-core architectures

Adaptive prefetching using global history buffer in multicore processors

Tolerating memory latency through push prefetching for pointer-intensive applications

Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking

Similar Documents

Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching

Prefetch-Aware Memory Controllers

Applied inference: Case studies in microarchitectural design

CAFFEINE: A Utility-Driven Prefetcher Aggressiveness Engine for Multicores

Microarchitectural performance comparison of Intel Knights Corner and Intel Sandy Bridge with CFD applications

Reliable Integrity Checking in Multicore Processors

HARS: A hardware-assisted runtime software for embedded many-core architectures

Adaptive prefetching using global history buffer in multicore processors

Tolerating memory latency through push prefetching for pointer-intensive applications

Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking