NDLI: Transactional Read-Modify-Write Without Aborts

Content Provider	ACM Digital Library
Author	Liu, Yujie Spear, Michael Ruan, Wenjia
Copyright Year	2015
Abstract	Language-level transactions are said to provide “atomicity,” implying that the order of operations within a transaction should be invisible to concurrent transactions and thus that independent operations within a transaction should be safe to execute in any order. In this article, we present a mechanism for dynamically reordering memory operations within a transaction so that read-modify-write operations on highly contended locations can be delayed until the very end of the transaction. When integrated with traditional transactional conflict detection mechanisms, our approach reduces aborts on hot memory locations, such as statistics counters, thereby improving throughput and reducing wasted work. We present three algorithms for delaying highly contended read-modify-write operations within transactions, and we evaluate their impact on throughput for eager and lazy transactional systems across multiple workloads. We also discuss complications that arise from the interaction between our mechanism and the need for strong language-level semantics, and we propose algorithmic extensions that prevent errors from occurring when accesses are aggressively reordered in a transactional memory implementation with weak semantics.
Starting Page	1
Ending Page	24
Page Count	24
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2688904
Volume Number	11
Issue Number	4
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-01-09
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Conflict Detection Language-Level Semantics Transactional Memory
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware transactional memory with software-defined conflicts

Efficient semaphore management using read/modify/write memory cycles

Flexible Decoupled Transactional Memory Support

Techniques to improve performance in requester-wins hardware transactional memory

Pot: Deterministic Transactional Execution

Performance Pathologies in Hardware Transactional Memory

Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions

STMBench7:a benchmark for software transactional memory

STMBench7: a benchmark for software transactional memory

Transactional Read-Modify-Write Without Aborts

Similar Documents

Hardware transactional memory with software-defined conflicts

Efficient semaphore management using read/modify/write memory cycles

Flexible Decoupled Transactional Memory Support

Techniques to improve performance in requester-wins hardware transactional memory

Pot: Deterministic Transactional Execution

Performance Pathologies in Hardware Transactional Memory

Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions

STMBench7:a benchmark for software transactional memory

STMBench7: a benchmark for software transactional memory

Transactional Read-Modify-Write Without Aborts