NDLI: Streaming Sorting Networks

Content Provider	ACM Digital Library
Author	Püschel, Markus Zuluaga, Marcela Milder, Peter
Copyright Year	2016
Abstract	Sorting is a fundamental problem in computer science and has been studied extensively. Thus, a large variety of sorting methods exist for both software and hardware implementations. For the latter, there is a trade-off between the throughput achieved and the cost (i.e., the logic and storage invested to sort $\textit{n}$ elements). Two popular solutions are bitonic sorting networks with $\textit{O}(\textit{n}log$ $^{2}n)$ logic and storage, which sort $\textit{n}$ elements per cycle, and linear sorters with $\textit{O}(\textit{n})$ logic and storage, which sort $\textit{n}$ elements per $\textit{n}$ cycles. In this article, we present new hardware structures that we call streaming sorting networks, which we derive through a mathematical formalism that we introduce, and an accompanying domain-specific hardware generator that translates our formal mathematical description into synthesizable RTL Verilog. With the new networks, we achieve novel and improved cost-performance trade-offs. For example, assuming that $\textit{n}$ is a two-power and $\textit{w}$ is any divisor of $\textit{n},$ one class of these networks can sort in $\textit{n}/;\textit{w}$ cycles with $\textit{O}(\textit{w}log$ $^{2}n)$ logic and $\textit{O}(\textit{n}log$ $^{2}n)$ storage; the other class that we present sorts in $\textit{n}log$ $^{2}n/;w$ cycles with $\textit{O}(\textit{w})$ logic and $\textit{O}(\textit{n})$ storage. We carefully analyze the performance of these networks and their cost at three levels of abstraction: (1) asymptotically, (2) exactly in terms of the number of basic elements needed, and (3) in terms of the resources required by the actual circuit when mapped to a field-programmable gate array. The accompanying hardware generator allows us to explore the entire design space, identify the Pareto-optimal solutions, and show superior cost-performance trade-offs compared to prior work.
Starting Page	1
Ending Page	30
Page Count	30
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2854150
Volume Number	21
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-05-27
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	HDL generation Hardware sorting Design space exploration
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Computer generation of streaming sorting networks

SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications

Computer generation of streaming sorting networks

Divide and conquer high-level synthesis design space exploration

Serialized parallel code generation framework for MPSoC

PeaCE: A hardware-software codesign environment for multimedia embedded systems

A performance-driven IC/MCM placement algorithm featuring explicit design space exploration

A retargetable parallel-programming framework for MPSoC

System-level performance/power analysis for platform-based design of multimedia applications

Streaming Sorting Networks

Similar Documents

Computer generation of streaming sorting networks

SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications

Computer generation of streaming sorting networks

Divide and conquer high-level synthesis design space exploration

Serialized parallel code generation framework for MPSoC

PeaCE: A hardware-software codesign environment for multimedia embedded systems

A performance-driven IC/MCM placement algorithm featuring explicit design space exploration

A retargetable parallel-programming framework for MPSoC

System-level performance/power analysis for platform-based design of multimedia applications

Streaming Sorting Networks