NDLI: Clock Period Minimization with Minimum Leakage Power

Content Provider	ACM Digital Library
Author	Yeh, Hua-Hsin Nieh, Yow-Tyng Huang, Shih-Hsu
Copyright Year	2015
Abstract	In the design of nonzero clock skew circuits, an increase of the short-path delay may improve circuit speed or reduce leakage power. However, the impact of increasing the short-path delay on the trade-off between circuit speed and leakage power has not been well studied. An analysis of previous works shows that they can be classified into two independent groups. One group uses extra buffers to increase the short-path delay for achieving the lower bound of the clock period; however, this group has a large overhead of leakage power. The other group uses the combination of threshold voltage assignment and gate sizing (TVA/GS) to increase the short-path delay as possible for reducing leakage power; however, this group often does not work with the lower bound of the clock period. Accordingly, this article considers the simultaneous application of buffer insertion and TVA/GS during clock skew scheduling. Our objective is to minimize the leakage power for working with the lower bound of the clock period. To the best of our knowledge, our approach is the first leakage-power-aware clock skew scheduling that guarantees working with the lower bound of the clock period. Benchmark data consistently show that our approach achieves good results in terms of both the circuit speed and the leakage power.
Starting Page	1
Ending Page	33
Page Count	33
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2778954
Volume Number	21
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-12-02
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Clock period minimization Clock skew scheduling Hold constraint Leakage power Low power Sequential timing optimization Short-path delay
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Leakage-power-aware clock period minimization

Low-power anti-aging zero skew clock gating

Clock skew scheduling with race conditions considered

Retiming and clock scheduling for digital circuit optimization

Simultaneous clock skew scheduling and power-gated module selection for standby leakage minimization*.

Delay insertion method in clock skew scheduling

Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches

Clock Period Minimization with Minimum Delay Insertion

Fast Timing-Model Independent Buffered Clock-Tree Synthesis

Clock Period Minimization with Minimum Leakage Power

Similar Documents

Leakage-power-aware clock period minimization

Low-power anti-aging zero skew clock gating

Clock skew scheduling with race conditions considered

Retiming and clock scheduling for digital circuit optimization

Simultaneous clock skew scheduling and power-gated module selection for standby leakage minimization*.

Delay insertion method in clock skew scheduling

Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches

Clock Period Minimization with Minimum Delay Insertion

Fast Timing-Model Independent Buffered Clock-Tree Synthesis

Clock Period Minimization with Minimum Leakage Power