NDLI: FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method for Three-Dimensional Integrated Circuits

Content Provider	ACM Digital Library
Author	Mohanty, Saraju Ghosal, Prasun Roy, Debashri
Copyright Year	2015
Abstract	The high density of interconnects, closer proximity of modules, and routing phase are pivotal during the layout of a performance-centric three-dimensional integrated circuit (3D IC). Heuristic-based approaches are typically used to handle such NP-complete problems of global routing in 3D ICs. To overcome the inherent limitations of deterministic approaches, a novel methodology for multi-objective global routing based on fuzzy logic has been proposed in this article. The guiding information generated after the placement phase is used during routing with the help of a fuzzy expert system to achieve thermally efficient and congestion-free routing. A complete global routing solution is designed based on the proposed algorithms and the results are compared with selected fully established global routers, namely Labyrinth, FastRoute3.0, NTHU-R, BoxRouter 2.0, FGR, NTHU-Route2.0, FastRoute4.0, NCTU-GR, MGR, and NCTU-GR2.0. Experiments are performed over ISPD 1998 and 2008 benchmarks. The proposed router, called $\textit{FuzzRoute},$ achieves balanced superiority in terms of routability, runtime, and wirelength over others. The improvements on routing time for Labyrinth, BoxRouter 2.0, and FGR are 91.81%, 86.87%, and 32.16%, respectively, for ISPD 1998 benchmarks. It may be noted that, though FastRoute3.0 achieves fastest runtime, it fails to generate congestion-free solutions for all benchmarks, which is overcome by the proposed FuzzRoute of the current article. It also shows wirelength improvements of 17.35%, 2.88%, 2.44%, 2.83%, and 2.10%, respectively, over others for ISPD 1998 benchmarks. For ISPD 2008 benchmark circuits it also provides 2.5%, 2.6%, 1 %, 1.1%, and 0.3% lesser wirelength and averagely runs 1.68×, 6.42×, 2.21×, 0.76×, and 1.54× faster than NTHU-Route2.0, FastRoute4.0, NCTU-GR, MGR, and NCTU-GR2.0, respectively.
Starting Page	1
Ending Page	38
Page Count	38
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2767127
Volume Number	21
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-12-02
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	VLSI layout design Fuzzified global routing Fuzzy expert system Global routing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FuzzRoute: A Method for Thermally Efficient Congestion Free Global Routing in 3D ICs

A thermal and congestion driven global router for 3D integrated circuits

A fuzzified approach towards global routing in VLSI layout design

Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect

LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits

Technology, performance, and computer-aided design of three-dimensional integrated circuits

Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs

Multilayer Global Routing With Via and Wire Capacity Considerations

Analog Layout Generator for CMOS Circuits

FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method for Three-Dimensional Integrated Circuits

Similar Documents

FuzzRoute: A Method for Thermally Efficient Congestion Free Global Routing in 3D ICs

A thermal and congestion driven global router for 3D integrated circuits

A fuzzified approach towards global routing in VLSI layout design

Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect

LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits

Technology, performance, and computer-aided design of three-dimensional integrated circuits

Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs

Multilayer Global Routing With Via and Wire Capacity Considerations

Analog Layout Generator for CMOS Circuits

FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method for Three-Dimensional Integrated Circuits