NDLI: Architecting the Last-Level Cache for GPUs using STT-RAM Technology

Content Provider	ACM Digital Library
Author	Samavatian, Mohammad Hossein Arjomand, Mohammad Sarbazi-azad, Hamid Bashizade, Ramin
Copyright Year	2015
Description	Author Affiliation: Sharif University of Technology, Tehran, Iran(Sarbazi-azad, Hamid; Bashizade, Ramin; Arjomand, Mohammad; Samavatian, Mohammad Hossein)
Abstract	Future GPUs should have larger L2 caches based on the current trends in VLSI technology and GPU architectures toward increase of processing core count. Larger L2 caches inevitably have proportionally larger power consumption. In this article, having investigated the behavior of GPGPU applications, we present an efficient L2 cache architecture for GPUs based on STT-RAM technology. Due to its high-density and low-power characteristics, STT-RAM technology can be utilized in GPUs where numerous cores leave a limited area for on-chip memory banks. They have, however, two important issues, high energy and latency of write operations, that have to be addressed. Low retention time STT-RAMs can reduce the energy and delay of write operations. Nevertheless, employing STT-RAMs with low retention time in GPUs requires a thorough study on the behavior of GPGPU applications. Based on this investigation, we have architectured a two-part STT-RAM-based L2 cache with low-retention (LR) and high-retention (HR) parts. The proposed two-part L2 cache exploits a dynamic threshold regulator (DTR) to efficiently regulate the write threshold for migration of the data blocks from HR to LR, based on the behavior of the applications. Also, a Data and Access type Aware Cache Search mechanism (DAACS) is hired for handling the search of the requested data blocks in two parts of the cache. The STT-RAM L2 cache architecture proposed in this article can improve IPC by up to 171% (20% on average), and reduce the average consumed power by 28.9% compared to a conventional L2 cache architecture with equal on-chip area.
Starting Page	1
Ending Page	24
Page Count	24
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2764905
Volume Number	20
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-09-28
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	GPGPU application GPU STT-RAM Retention time
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Efficient STT-RAM Last Level Cache Architecture for GPUs

An efficient STT-RAM last level cache architecture for GPUs

Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh

Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems

Reducing Contention in Shared Last-Level Cache for Throughput Processors

An Efficient Compiler Framework for Cache Bypassing on GPUs

Massively Parallel Logic Simulation with GPUs

GPU-Based Parallelization for Fast Circuit Optimization

A Survey of Techniques for Cache Locking

Architecting the Last-Level Cache for GPUs using STT-RAM Technology

Similar Documents

An Efficient STT-RAM Last Level Cache Architecture for GPUs

An efficient STT-RAM last level cache architecture for GPUs

Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh

Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems

Reducing Contention in Shared Last-Level Cache for Throughput Processors

An Efficient Compiler Framework for Cache Bypassing on GPUs

Massively Parallel Logic Simulation with GPUs

GPU-Based Parallelization for Fast Circuit Optimization

A Survey of Techniques for Cache Locking

Architecting the Last-Level Cache for GPUs using STT-RAM Technology