NDLI: TCONMAP: Technology Mapping for Parameterised FPGA Configurations

Content Provider	ACM Digital Library
Author	Al farisi, Brahim Heyse, Karel Stroobandt, Dirk Bruneel, Karel
Copyright Year	2015
Description	Author Affiliation: Ghent University, Gent, Belgium(Stroobandt, Dirk; Bruneel, Karel; Al farisi, Brahim; Heyse, Karel)
Abstract	Parameterised configurations are FPGA configuration bitstreams in which the bits are defined as functions of user-defined parameters. From a parameterised configuration, it is possible to quickly and efficiently derive specialised, regular configuration bitstreams by evaluating these functions. The specialised bitstreams have different properties and functionality depending on the chosen values of the parameters. The most important application of parameterised configurations is the generation of specialised configuration bitstreams for Dynamic Circuit Specialisation, a technique for optimising circuits at runtime using partial reconfiguration of the FPGA. Generating and using parameterised configurations requires a new FPGA tool flow. In this article, we present a new technology mapping algorithm for parameterised designs, called TCONMAP, that can be used to produce parameterised configurations in which both the configuration of the logic blocks and routing is a function of the parameters. In our experiments, we demonstrate that in using TCONMAP, the depth and area of the mapped circuit is close to the minimal depth and area attainable. Both Dynamic Circuit Specialisation and fine-grained modular reconfiguration are extracted by TCONMAP from the HDL description of the design requiring only simple parameter annotations.
Starting Page	1
Ending Page	27
Page Count	27
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2751558
Volume Number	20
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-09-28
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	FPGA Dynamic circuit specialisation Runtime reconfiguration Technology mapping
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

How to efficiently implement dynamic circuit specialization systems

Dynamic data folding with parameterizable FPGA configurations

Power minimization algorithms for LUT-based FPGA technology mapping

TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network

Technology mapping and architecture evalution for $\textit{k/m}-macrocell-based$ FPGAs

Thread Warping: Dynamic and Transparent Synthesis of Thread Accelerators

An efficient algorithm for finding the minimal-area FPGA technology mapping

Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs

Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs

TCONMAP: Technology Mapping for Parameterised FPGA Configurations

Similar Documents

How to efficiently implement dynamic circuit specialization systems

Dynamic data folding with parameterizable FPGA configurations

Power minimization algorithms for LUT-based FPGA technology mapping

TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network

Technology mapping and architecture evalution for $\textit{k/m}-macrocell-based$ FPGAs

Thread Warping: Dynamic and Transparent Synthesis of Thread Accelerators

An efficient algorithm for finding the minimal-area FPGA technology mapping

Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs

Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs

TCONMAP: Technology Mapping for Parameterised FPGA Configurations