NDLI: The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems

Content Provider	ACM Digital Library
Author	Huang, Chung-Wen Huang, Shi-Yu Kuan, Chi-Bang Lee, Jenq-Kuen Lin, Cheng-Yen
Copyright Year	2015
Abstract	Embedded multicore systems are playing increasingly important roles in the design of consumer electronics. The objective of such systems is to optimize both performance and power characteristics of mobile devices. However, currently there are no power metrics supporting popular application design platforms (such as SID) that application developers use to develop their applications. This hinders the ability of application developers to optimize power consumption. In this article we present the design and experiments of a SID-based power-aware simulation framework for embedded multicore systems. The proposed power estimation flow includes two phases: IP-level power modeling and power-aware system simulation. The first phase employs $PowerMixer^{IP}$ to construct the power model for the processor IP and other major IPs, while the second phase involves a power abstract interpretation method for summarizing the simulation trace, then, with a CPE module, estimating the power consumption based on the summarized trace information and the input of IP power models. In addition, a $\textit{Manager}$ component is devised to map each digital signal processor (DSP) component to a host thread and maintain the access to shared resources. The aim is to maintain the simulation performance as the number of simulated DSP components increases. A power-profiling API is also supported that developers of embedded software can use to tune the granularity of power-profiling for a specific code section of the target application. We demonstrate via case studies and experiments how application developers can use our SID-based power simulator for optimizing the power consumption of their applications. We characterize the power consumption of DSP applications with the DSPstone benchmark and discuss how compiler optimization levels with SIMD intrinsics influence the performance and power consumption. A histogram application and an augmented-reality application based on human-face-based RMS (recognition, mining, and synthesis) application are deployed as running examples on multicore systems to demonstrate how our power simulator can be used by developers in the optimization process to illustrate different views of power dissipations of applications.
Starting Page	1
Ending Page	27
Page Count	27
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2699834
Volume Number	20
Issue Number	2
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-03-02
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	DSP Multicore simulation Embedded processor Power modeling
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power aware SID-based simulator for embedded multicore DSP subsystems

Power aware SID-based simulator for embedded multicore DSP subsystems

MCEmu: A Framework for Software Development and Performance Analysis of Multicore Systems

A Parallel Simulation Technique for Multicore Embedded Systems and Its Performance Analysis

Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors

DReAM: An Approach to Estimate per-Task DRAM Energy in Multicore Systems

A fuel-cell-battery hybrid for portable embedded systems

Retargetable compiled simulation of embedded processors using a machine description language

In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors

The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems

Similar Documents

Power aware SID-based simulator for embedded multicore DSP subsystems

Power aware SID-based simulator for embedded multicore DSP subsystems

MCEmu: A Framework for Software Development and Performance Analysis of Multicore Systems

A Parallel Simulation Technique for Multicore Embedded Systems and Its Performance Analysis

Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors

DReAM: An Approach to Estimate per-Task DRAM Energy in Multicore Systems

A fuel-cell-battery hybrid for portable embedded systems

Retargetable compiled simulation of embedded processors using a machine description language

In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors

The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems