NDLI: Automated Iterative Pipelining for ASIC Design

Content Provider	ACM Digital Library
Author	Villasenor, John Kim, Lok-Won Lee, Dong-U
Copyright Year	2015
Abstract	We describe an automated pipelining approach for optimally balanced pipeline implementation that achieves low area cost as well as meeting timing requirements. Most previous automatic pipelining methods have focused on Instruction Set Architecture (ISA)-based designs and the main goal of such methods generally has been maximizing performance as measured in terms of instructions per clock (IPC). By contrast, we focus on datapath-oriented designs (e.g., DSP filters for image or communication processing applications) in ASIC design flows. The goal of the proposed pipelining approach is to find the optimally pipelined design that not only meets the user-specified target clock frequency, but also seeks to minimize area cost of a given design. Unlike most previous approaches, the proposed methods incorporate the use of accurate area and timing information (iteratively achieved by synthesizing every interim pipelined design) to achieve higher accuracy during design exploration. When compared with exhaustive design exploration that considers all possible pipeline patterns, the two heuristic pipelining methods presented here involve only a small area penalty (typically under 5%) while offering dramatically reduced computational complexity. Experimental validation is performed with commercial ASIC design tools and described for applications including polynomial function evaluation, FIR filters, matrix multiplication, and discrete wavelet transform filter designs with a 90nm standard cell library.
Starting Page	1
Ending Page	24
Page Count	24
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2660768
Volume Number	20
Issue Number	2
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-03-02
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	ASIC designs Timing error resolution Design area optimization Pipelined hardware architecture Pipelining
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Routability optimization for crossbar-switch structured ASIC design

Specification and verification of pipelining in the ARM2 RISC microprocessor

Performance-constrained hierarchical pipelining for behaviors, loops, and operations

Automated Design Error Localization in RTL Designs

Synthesis of a novel timing-error detection architecture

Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing Constraint

Optimal time borrowing analysis and timing budgeting optimization for latch-based designs

Interconnect Criticality-Driven Delay Relaxation

ERSA: Error Resilient System Architecture for Probabilistic Applications

Automated Iterative Pipelining for ASIC Design

Similar Documents

Routability optimization for crossbar-switch structured ASIC design

Specification and verification of pipelining in the ARM2 RISC microprocessor

Performance-constrained hierarchical pipelining for behaviors, loops, and operations

Automated Design Error Localization in RTL Designs

Synthesis of a novel timing-error detection architecture

Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing Constraint

Optimal time borrowing analysis and timing budgeting optimization for latch-based designs

Interconnect Criticality-Driven Delay Relaxation

ERSA: Error Resilient System Architecture for Probabilistic Applications

Automated Iterative Pipelining for ASIC Design