NDLI logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Transactions on Design Automation of Electronic Systems (TODAES)
  2. ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 13
  3. Issue 2, April 2008
  4. An open-source binary utility generator
Loading...

Please wait, while we are loading the content...

ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 22
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 21
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 20
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 19
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 18
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 17
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 16
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 15
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 14
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 13
Issue 4, September 2008
Issue 3, July 2008
Issue 2, April 2008
Editorial
SAT-based ATPG using multilevel compatible don't-cares
A noniterative equivalent waveform model for timing analysis in presence of crosstalk
Timing-driven octilinear Steiner tree construction based on Steiner-point reassignment and path reconstruction
An open-source binary utility generator
Reconfigurable content-based router using hardware-accelerated language parser
Radio frequency identification prototyping
Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming
A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ECG prototype architectural design space exploration
Heterogeneously tagged caches for low-power embedded systems with virtual memory support
Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling
A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction
The optimization of kEP-SOPs: Computational complexity, approximability and experiments
Introduction to joint ACM JETC/TODAES special issue on new, emerging, and specialized technologies
Issue 1, January 2008
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 12
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 11
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 10
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 9
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 8
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 7
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 6
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 5
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 4
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 3
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 2
ACM Transactions on Design Automation of Electronic Systems (TODAES) : Volume 1

Similar Documents

...
Breakpoints and breakpoint detection in source-level emulation

Article

...
Processor modeling and code selection for retargetable compilation

Article

...
Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow

Article

...
An event-based monitoring service for networks on chip

Article

...
System-level power optimization: techniques and tools

Article

...
Automatic TLM Fault Localization for SystemC

Article

...
Analyzing exotic instructions for a retargetable code generator

Article

...
System level design paradigms: Platform-based design and communication synthesis

Article

...
A retargetable parallel-programming framework for MPSoC

Article

An open-source binary utility generator

Content Provider ACM Digital Library
Author Rigo, Sandro Santos, Luiz C. V. Centoducatte, Paulo Schultz, Max Furtado, Olinto Baldassin, Alexandro Casarotto, Daniel
Copyright Year 2008
Abstract Electronic system level (ESL) modeling allows early hardware-dependent software (HDS) development. Due to broad CPU diversity and shrinking time-to-market, HDS development can neither rely on hand-retargeting binary tools, nor can it rely on pre-existent tools within standard packages. As a consequence, binary utilities which can be easily adapted to new CPU targets are of increasing interest. We present in this article a framework for automatic generation of binary utilities. It relies on two innovative ideas: platform-aware modeling and more inclusive relocation handling. Generated assemblers, linkers, disassemblers and debuggers were validated for MIPS, SPARC, PowerPC, i8051 and PIC16F84. An open-source prototype generator is available for download.
Starting Page 1
Ending Page 17
Page Count 17
File Format PDF
ISSN 10844309
e-ISSN 15577309
DOI 10.1145/1344418.1344423
Volume Number 13
Issue Number 2
Journal ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language English
Publisher Association for Computing Machinery (ACM)
Publisher Date 2008-04-23
Publisher Place New York
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword Platform debugging TLM Retargetable tools
Content Type Text
Resource Type Article
Subject Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...