NDLI: Search space definition and exploration for nonuniform data reuse opportunities in data-dominant applications

Content Provider	ACM Digital Library
Author	Lauwereins, Rudy Van achteren, Tanja Catthoor, Francky Deconinck, Geert
Copyright Year	2003
Abstract	Efficient exploitation of temporal locality in the memory accesses on array signals can have a very large impact on the power consumption in embedded data dominated applications. The effective use of an optimized custom memory hierarchy or a customized software controlled mapping on a predefined hierarchy is crucial for this. Only recently have effective systematic techniques to deal with this specific design step begun to appear. They are still limited in their exploration scope. In this paper we construct the design space by introducing three parameters which determine how and when copies are made between different levels in a hierarchy, and determine their impact on the total memory size, storage-related power consumption, and code complexity. Strategies are then established for an efficient exploration, such that cost-effective solutions for the memory size/power trade-off can be achieved. The effectiveness of the techniques is demonstrated for several real-life image processing algorithms.
Starting Page	125
Ending Page	139
Page Count	15
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/606603.606610
Volume Number	8
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-01-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory hierarchy Data reuse Power consumption
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Data memory design and exploration for low-power embedded systems

DRDU: A data reuse analysis technique for efficient scratch-pad memory management

Power Modeling for GPU Architectures Using McPAT

An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers

Divide and conquer high-level synthesis design space exploration

Design space optimization of embedded memory systems via data remapping

Data Reuse Exploration Techniques for Loop-dominated Applications (2002)

Data Reuse Exploration Techniques for Loop-Dominated Applications (2002)

Storage requirement estimation for optimized design of data intensive applications

Search space definition and exploration for nonuniform data reuse opportunities in data-dominant applications

Similar Documents

Data memory design and exploration for low-power embedded systems

DRDU: A data reuse analysis technique for efficient scratch-pad memory management

Power Modeling for GPU Architectures Using McPAT

An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers

Divide and conquer high-level synthesis design space exploration

Design space optimization of embedded memory systems via data remapping

Data Reuse Exploration Techniques for Loop-dominated Applications (2002)

Data Reuse Exploration Techniques for Loop-Dominated Applications (2002)

Storage requirement estimation for optimized design of data intensive applications

Search space definition and exploration for nonuniform data reuse opportunities in data-dominant applications