NDLI: Analysis of FPGA/FPIC switch modules

Content Provider	ACM Digital Library
Author	Chang, Yao-Wen Wong, C. K. Wong, D. F. Zhu, Kai Wu, Guang-Ming
Copyright Year	2003
Abstract	Switch modules are the most important component of the routing resources in FPGAs/FPICs. Previous works have shown that switch modules with higher routability result in better area performance for practical applications. We consider in this paper an FPGA/FPIC switch-module analysis problem: the inputs consist of a switch-module description and the number of nets required to be routed through the switch module; the question is to determine if there exists a feasible routing for the routing requirements on the switch module. As a fundamental problem for the analysis of switch modules, this problem is applicable to the design and routability evaluation of FPGA/FPIC switch modules and FPGA/FPIC routing. We present a network-flow-based approximation algorithm for this problem. Based on mathematical analyses, we show that this algorithm has provably good performance with the bounds 5 and 5/4 away from the optima for two types of switch modules, respectively. Extensive experiments show that this algorithm is highly accurate and runs very efficiently.
Starting Page	11
Ending Page	37
Page Count	27
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/606603.606605
Volume Number	8
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-01-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Computer-aided design of VLSI FPGA FPIC Layout Synthesis
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Universal switch modules for FPGA design

Fast placement approaches for FPGAs

Timing-driven routing for symmetrical array-based FPGAs

On the crossing distribution problem

Rectilinear block placement using B*-trees

Reduction design for generic universal switch blocks

Energy and switch area optimizations for FPGA global routing architectures

Recent developments in high-level synthesis

Reliable crosstalk-driven interconnect optimization

Analysis of FPGA/FPIC switch modules

Similar Documents

Universal switch modules for FPGA design

Fast placement approaches for FPGAs

Timing-driven routing for symmetrical array-based FPGAs

On the crossing distribution problem

Rectilinear block placement using B*-trees

Reduction design for generic universal switch blocks

Energy and switch area optimizations for FPGA global routing architectures

Recent developments in high-level synthesis

Reliable crosstalk-driven interconnect optimization

Analysis of FPGA/FPIC switch modules