NDLI: Quasi Delay-Insensitive High Speed Two-Phase Protocol Asynchronous Wrapper for Network on Chips

Content Provider	Springer Nature Link
Author	Guan, Xu Guang Tong, Xing Yuan Yang, Yin Tang
Copyright Year	2010
Abstract	For the purpose of solving the shortcomings of low speed and high power consumption of asynchronous wrapper in conventional network on chips, this paper proposes a quasi delay-insensitive high-speed two-phase operation mode asynchronous wrapper. The metastable state in sampling data procedure can be avoided by detecting the write/read signal, which can be used to stop the clock. Empty/full level of the registers can be determined by detecting the pulse signal of the two-phase asynchronous register, and then control the wrapper to sample input/output data. Sender wrapper and receiver wrapper consist of C elements and threshold gates, which ensure the quasi delay-insensitive characteristics and enhance the robustness. Simulations under different technology corners are implemented based on SMIC 0.18 μm standard CMOS. Sender wrapper and receiver wrapper allow synchronous modules to work at the speed of 3.08 GHz and 2.98 GHz respectively with average dynamic power consumption of 1.727mW and 1.779mW. Its advantages of high-throughput, low-power, scalability and robustness make it a viable option for high-speed low-power interconnection of network-on-chip.
Starting Page	1092
Ending Page	1100
Page Count	9
File Format	PDF
ISSN	10009000
Journal	Journal of Computer Science and Technology
Volume Number	25
Issue Number	5
e-ISSN	18604749
Language	English
Publisher	Springer US
Publisher Date	2010-09-10
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	asynchronous wrapper quasi delay-insensitive network on chip (NoC) two-phase protocol threshold gate Information Systems Applications (incl.Internet) Artificial Intelligence (incl. Robotics) Data Structures, Cryptology and Information Theory Theory of Computation Software Engineering Computer Science
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Computer Science Applications Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Quasi delay-insensitive high speed two-phase protocol asynchronous wrapper for network on chips (2009).

CCNoC: Cache-Coherent Network on Chip for Chip Multiprocessors

Delay Testing Viability of Gate Oxide Short Defects

How to Implement an Asynchronous Test Wrapper for Networks-on-Chip Nodes

CIMS network protocol and its net models

A topology designing system for a computer network

Hierarchical Cache Directory for CMP

Modular Timing Constraints for Delay-Insensitive Systems

An Efficient Network-on-Chip Router for Dataflow Architecture

Quasi Delay-Insensitive High Speed Two-Phase Protocol Asynchronous Wrapper for Network on Chips

Similar Documents

Quasi delay-insensitive high speed two-phase protocol asynchronous wrapper for network on chips (2009).

CCNoC: Cache-Coherent Network on Chip for Chip Multiprocessors

Delay Testing Viability of Gate Oxide Short Defects

How to Implement an Asynchronous Test Wrapper for Networks-on-Chip Nodes

CIMS network protocol and its net models

A topology designing system for a computer network

Hierarchical Cache Directory for CMP

Modular Timing Constraints for Delay-Insensitive Systems

An Efficient Network-on-Chip Router for Dataflow Architecture

Quasi Delay-Insensitive High Speed Two-Phase Protocol Asynchronous Wrapper for Network on Chips