NDLI: Hierarchical Cache Directory for CMP

Content Provider	Springer Nature Link
Author	Guo, Song Liu Wang, Hai Xia Xue, Yi Bo Li, Chong Min Wang, Dong Sheng
Copyright Year	2010
Abstract	As more processing cores are integrated into one chip and feature size continues to shrink, the average access latency for remote nodes using directory-based coherence protocol becomes higher, which greatly impacts system performance. Previous techniques such as data replication and data migration optimize the performance of the requesting core, but offer little improvement for neighbor nodes. Other techniques such as in-transit optimization try to reduce latency at the cost of increased storage. This paper introduces hierarchical cache directory into CMP (chip multiprocessor), which divides CMP tiles into multiple regions hierarchically, and combines it with data replication. A new directory organization is proposed to record the share status within a region and assist the regional home to complete operation efficiently. Simulation results show that for a 16-core CMP, compared to traditional directory, hierarchical cache directory reduces average access latency by 9% and on-chip network traffic by 34% on average with less storage. Theoretical analyses show that for a 2$^{n}$ × 2$^{n}$ tiled CMP, the average access latency in hierarchical cache directory asymptotically approaches a function that is independent of n, hence the architecture is highly scalable.
Starting Page	246
Ending Page	256
Page Count	11
File Format	PDF
ISSN	10009000
Journal	Journal of Computer Science and Technology
Volume Number	25
Issue Number	2
e-ISSN	18604749
Language	English
Publisher	Springer US
Publisher Date	2010-03-16
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	cache coherence protocol hierarchical directory chip multiprocessor Information Systems Applications (incl.Internet) Artificial Intelligence (incl. Robotics) Data Structures, Cryptology and Information Theory Theory of Computation Software Engineering Computer Science
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Computer Science Applications Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CCNoC: Cache-Coherent Network on Chip for Chip Multiprocessors

A lock-based cache coherence protocol for scope consistency

DEAM: Decoupled, Expressive, Area-Efficient Metadata Cache

Model Checking Data Consistency for Cache Coherence Protocols

A Semantic Cache Framework for Secure XML Queries

Special announcement

A site-based proxy cache

A Lookahead Read Cache: Improving Read Performance for Deduplication Backup Storage

Ontology-based semantic cache in AOKB

Hierarchical Cache Directory for CMP

Similar Documents

CCNoC: Cache-Coherent Network on Chip for Chip Multiprocessors

A lock-based cache coherence protocol for scope consistency

DEAM: Decoupled, Expressive, Area-Efficient Metadata Cache

Model Checking Data Consistency for Cache Coherence Protocols

A Semantic Cache Framework for Secure XML Queries

Special announcement

A site-based proxy cache

A Lookahead Read Cache: Improving Read Performance for Deduplication Backup Storage

Ontology-based semantic cache in AOKB

Hierarchical Cache Directory for CMP