NDLI: A Temporal Locality-Aware Page-Mapped Flash Translation Layer

Content Provider	Springer Nature Link
Author	Kim, Youngjae Gupta, Aayush Urgaonkar, Bhuvan
Copyright Year	2013
Abstract	The poor performance of random writes has been a cause of major concern which needs to be addressed to better utilize the potential of flash in enterprise-scale environments. We examine one of the important causes of this poor performance: the design of the flash translation layer (FTL) which performs the virtual-to-physical address translations and hides the erase-before-write characteristics of flash. We propose a complete paradigm shift in the design of the core FTL engine from the existing techniques with our Demand-Based Flash Translation Layer (DFTL) which selectively caches page- level address mappings. Our experimental evaluation using FlashSim with realistic enterprise-scale workloads endorses the utility of DFTL in enterprise-scale storage systems by demonstrating: 1) improved performance, 2) reduced garbage collection overhead and 3) better overload behavior compared with hybrid FTL schemes which are the most popular implementation methods. For example, a predominantly random-write dominant I/O trace from an OLTP application running at a large financial institution shows a 78% improvement in average response time (due to a 3-fold reduction in operations of the garbage collector), compared with the hybrid FTL scheme. Even for the well-known read-dominant TPC-H benchmark, for which DFTL introduces additional overheads, we improve system response time by 56%. Moreover, interestingly, when write-back cache on DFTL-based SSD is enabled, DFTL even outperforms the page-based FTL scheme, improving their response time by 72% in Financial trace.
Starting Page	1025
Ending Page	1044
Page Count	20
File Format	PDF
ISSN	10009000
Journal	Journal of Computer Science and Technology
Volume Number	28
Issue Number	6
e-ISSN	18604749
Language	English
Publisher	Springer US
Publisher Date	2013-11-08
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	flash memory flash translation layer storage system Computer Science Software Engineering Theory of Computation Data Structures, Cryptology and Information Theory Artificial Intelligence (incl. Robotics) Information Systems Applications (incl. Internet)
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Computer Science Applications Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PARBLO: Page-Allocation-Based DRAM Row Buffer Locality Optimization

Reorder Write Sequence by Hetero-Buffer to Extend SSD’s Lifespan

BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories

HAG: An Energy-Proportional Data Storage Scheme for Disk Array Systems

Flash-Optimized B+-Tree

Edit Propagation via Edge-Aware Filtering

A Survey of Phase Change Memory Systems

Erratum to A framed temporal logic programming language

Efficient Execution of Multiple Queries on Deep Memory Hierarchy

A Temporal Locality-Aware Page-Mapped Flash Translation Layer

Similar Documents

PARBLO: Page-Allocation-Based DRAM Row Buffer Locality Optimization

Reorder Write Sequence by Hetero-Buffer to Extend SSD’s Lifespan

BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories

HAG: An Energy-Proportional Data Storage Scheme for Disk Array Systems

Flash-Optimized B+-Tree

Edit Propagation via Edge-Aware Filtering

A Survey of Phase Change Memory Systems

Erratum to A framed temporal logic programming language

Efficient Execution of Multiple Queries on Deep Memory Hierarchy

A Temporal Locality-Aware Page-Mapped Flash Translation Layer