NDLI: A Practical Space-Code Correlator Receiver for DSP Based Software Radio Implementation in CDMA2000

Content Provider	Springer Nature Link
Author	Kucuk, Kerem Kavak, Adnan Karakoc, Mustafa Yiǧit, Halil Ozdemir, Caner
Copyright Year	2008
Abstract	Development of practical algorithms for beamforming in 3G CDMA systems and their software radio implementations are still a challenging task, which will facilitate upgrading of traditional base stations into smart antenna capable 3G base stations. In this paper, we propose a practical space-code correlator (SCC) receiver structure for its software radio implementation a DSP. SCC’s advantage comes from the fact that it doesn’t require any training sequence or learning parameter as in other algorithms (LMS or CM). DSP implementations of the SCC are performed using Texas Instruments C67xx family platforms. In the simulations, reverse link base band signal format of CDMA2000 is used and the effects of different array topologies (uniform linear array-ULA or uniform circular array-UCA) are considered. The implementation results regarding beamforming accuracy, weight vector computation time (execution time), search resolution effect on DOA estimation accuracy, DSP resource utilization, and received SINR are presented. The results show that DSP based SCC beamformer can estimate weight vectors within less than 10 ms with DOA search resolution of 2° especially when C6713 DSP is used. With faster DSPs and larger search resolutions, execution time could be significantly reduced as well. It provides comparable SINR performance with LMS and CM algorithms.
Starting Page	245
Ending Page	261
Page Count	17
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	49
Issue Number	2
e-ISSN	1572834X
Language	English
Publisher	Springer US
Publisher Date	2008-08-22
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Adaptive arrays CDMA2000 Digital signal processor (DSP) Direction of arrival (DOA) estimation Field programmable gate array(FPGA) Smart antenna systems (SAS) Software radio 3G Systems Computer Communication Networks Signal, Image and Speech Processing Communications Engineering, Networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Based Implementation and Comparison of Beamformers for CDMA2000

FPGA-based real-time implementation for direction-of-arrival estimation

Interference DOA estimation and suppression for GNSS receivers using fully augmentable arrays

On the Direction of Arrival (DoA) Estimation for a Switched-Beam Antenna System Using Neural Networks

Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing

FPGA v/s DSP Performance Comparison for a VSC-Based STATCOM Control Application

Multi-Invariance ESPRIT-Based Blind DOA Estimation for MC-CDMA With an Antenna Array

Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications

Biologically Inspired Coupled Antenna Array for Direction-of-Arrival Estimation

A Practical Space-Code Correlator Receiver for DSP Based Software Radio Implementation in CDMA2000

Similar Documents

FPGA Based Implementation and Comparison of Beamformers for CDMA2000

FPGA-based real-time implementation for direction-of-arrival estimation

Interference DOA estimation and suppression for GNSS receivers using fully augmentable arrays

On the Direction of Arrival (DoA) Estimation for a Switched-Beam Antenna System Using Neural Networks

Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing

FPGA v/s DSP Performance Comparison for a VSC-Based STATCOM Control Application

Multi-Invariance ESPRIT-Based Blind DOA Estimation for MC-CDMA With an Antenna Array

Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications

Biologically Inspired Coupled Antenna Array for Direction-of-Arrival Estimation

A Practical Space-Code Correlator Receiver for DSP Based Software Radio Implementation in CDMA2000