NDLI: FPGA v/s DSP Performance Comparison for a VSC-Based STATCOM Control Application

Content Provider	IEEE Xplore Digital Library
Author	Sepulveda, C.A. Munoz, J.A. Espinoza, J.R. Figueroa, M.E. Baier, C.R.
Copyright Year	2005
Abstract	Digital signal processors (DSPs) and field-programmable gate arrays (FPGAs) are predominant in the implementation of digital controllers and/or modulators for power converter applications. This paper presents a systematic comparison between these two technologies, depicting the main advantages and drawbacks of each one. Key programming and implementation aspects are addressed in order to give an overall idea of their most important features and allow the comparison between DSP and FPGA devices. A classical linear control strategy for a well-known voltage-source-converter (VSC)-based topology used as Static Compensator (STATCOM) is considered as a driving example to evaluate the performance of both approaches. A proof-of-concept laboratory prototype is separately controlled with the TMS320F2812 DSP and the Spartan-3 XCS1000 FPGA to illustrate the characteristics of both technologies. In the case of the DSP, a virtual floating-point library is used to accelerate the control routines compared to double precision arithmetic. On the other hand, two approaches are developed for the FPGA implementation, the first one reduces the hardware utilization and the second one reduces the computation time. Even though both boards can successfully control the STATCOM, results show that the FPGA achieves the best computation time thanks to the high degree of parallelism available on the device.
Sponsorship	IEEE Industrial Electronics Society
Starting Page	1351
Ending Page	1360
Page Count	10
File Size	1617752
File Format	PDF
ISSN	15513203
Volume Number	9
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Digital signal processing Hardware Automatic voltage control Hardware design languages Programming Static Compensator (STATCOM) Digital control digital signal processor (DSP) field-programmable gate array (FPGA)
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Information Systems Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-DSP and -FPGA-Based Fully Digital Control System for Cascaded Multilevel Converters Used in FACTS Applications

All-on-Chip dq-Frame Based D-STATCOM Control Implementation in a Low-Cost FPGA

A framework for teaching real-time digital signal processing with field-programmable gate arrays

Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing

Distributed Digital Control of Modular-Based Solid-State Transformer Using DSP+FPGA

An Undergraduate Course and Laboratory in Digital Signal Processing With Field Programmable Gate Arrays

Predictive digital control of power factor preregulators with input voltage estimation using disturbance observers

Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications

Switching Characterization of Cascaded Multilevel-Inverter-Controlled Systems

FPGA v/s DSP Performance Comparison for a VSC-Based STATCOM Control Application

Similar Documents

Multi-DSP and -FPGA-Based Fully Digital Control System for Cascaded Multilevel Converters Used in FACTS Applications

All-on-Chip dq-Frame Based D-STATCOM Control Implementation in a Low-Cost FPGA

A framework for teaching real-time digital signal processing with field-programmable gate arrays

Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing

Distributed Digital Control of Modular-Based Solid-State Transformer Using DSP+FPGA

An Undergraduate Course and Laboratory in Digital Signal Processing With Field Programmable Gate Arrays

Predictive digital control of power factor preregulators with input voltage estimation using disturbance observers

Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications

Switching Characterization of Cascaded Multilevel-Inverter-Controlled Systems

FPGA v/s DSP Performance Comparison for a VSC-Based STATCOM Control Application