NDLI: Cyclic Intersymbol Interference of Frequency-Domain Decision-Feedback Equalizer: Effect and Mitigation

Content Provider	Springer Nature Link
Author	Chung, Rih Lung Hwang, Jeng Kuang
Copyright Year	2006
Abstract	This paper investigates an inherent but adverse phenomenon called cyclic intersymbol interference (cyclic ISI) occurred in frequency-domain decision-feedback equalizer (FD-DFE). The cyclic ISI is due to the cyclic-prefix insertion and modulo operation of the time-domain feedback filter. To analyze and further mitigate this problem, we first formulate the FD-DFE signal model in a compact and insightful vector-matrix form, which allows an efficient derivation of the MMSE receiver coefficients. Then, by viewing the bit-error-rate profile (BERP) with respect to different starting symbol position within a symbol block, it is shown that those leading data symbols suffer more from the cyclic-ISI effect and lead to a high error floor. Seeing this, a novel FD-DFE receiver structure, called P2B-FD-DFE (parallel-two-branch FD-DFE) receiver, is proposed to overcome this problem without sacrificing spectral efficiency. It consists of two parallel cooperating branches of almost identical FD-DFE receivers designed for different cyclic decision delays. Under severe cyclic-ISI circumstances, the receiver performance can be further improved by using (1) a larger block size, and/or (2) a cascade of multiple feedback stages. Simulation results demonstrate that, in severe ISI channel, while the conventional FD-DFE exhibits a very high error floor, our proposed receiver can almost completely suppress the cyclic-ISI effect.
Starting Page	327
Ending Page	341
Page Count	15
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	39
Issue Number	3
e-ISSN	1572834X
Language	English
Publisher	Kluwer Academic Publishers-Plenum Publishers
Publisher Date	2006-09-23
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	block transmission cyclic intersymbol interference (cyclic ISI) frequency-domain decision-feedback equalizer (FD-DFE) cyclic decision delay Processor Architectures Signal, Image and Speech Processing Electronic and Computer Engineering
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tentative chip decision-feedback equalizer for multicode wideband CDMA

An efficient block adaptive decision feedback equalizer implemented in the frequency domain

A RAKE Receiver With an ICI/ISI Equalizer for a CCK Modem

Decision Feedback Equalizers Using the Back-Gate Feedback Technique

Optimal Soft Slicer Design for MMSE-DFE

Bidirectional iterative ISI canceller for high-rate DSSS/CCK communications

The Decision Delay in Finite-Length MMSE–DFE Systems

MMSE Equalizer for MIMO-ISI Channel With Shorten Guard Period

An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS

Cyclic Intersymbol Interference of Frequency-Domain Decision-Feedback Equalizer: Effect and Mitigation

Similar Documents

Tentative chip decision-feedback equalizer for multicode wideband CDMA

An efficient block adaptive decision feedback equalizer implemented in the frequency domain

A RAKE Receiver With an ICI/ISI Equalizer for a CCK Modem

Decision Feedback Equalizers Using the Back-Gate Feedback Technique

Optimal Soft Slicer Design for MMSE-DFE

Bidirectional iterative ISI canceller for high-rate DSSS/CCK communications

The Decision Delay in Finite-Length MMSE–DFE Systems

MMSE Equalizer for MIMO-ISI Channel With Shorten Guard Period

An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS

Cyclic Intersymbol Interference of Frequency-Domain Decision-Feedback Equalizer: Effect and Mitigation