NDLI: A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme

Content Provider	Springer Nature Link
Author	Ferretti, M. Rizzo, D.
Copyright Year	2001
Abstract	In this paper we propose a dedicated architecture to implement a 2-D discrete wavelet transform computed by adopting the new lifting scheme framework. Through this new construction tool it is possible to obtain integer versions of the wavelet transform. This is a very interesting issue when the goal is lossless compression of images, whose pixels are represented through integers. In the classical approach to the discrete wavelet, the filter coefficients are real numbers and so are the resulting coefficients. When pursuing hardware implementations for real time and embedded applications, this causes the need to manage fixed point operations and unavoidable quantization. If the output can be produced with integer values instead, perfect reconstruction and lossless compression are possible. Typical applications include scenarios with limited bandwidth and big image sizes, such as medical imaging for tele-medicine or satellite image transmission, not suited to lossy compression, or high quality images in digital cameras.We analyze the data flow and dependencies to define an architecture to implement the integer lifting wavelet transform. The paper covers all lifting implementations based on a single ‘lifting stepr’ and uses the Deslauriers-Dubuc (4, 2) filter as a guiding example, but the approach is general and the results can be easily extended to other filters. We outline a very general framework, to be used either in a custom VLSI implementation, or in mappings onto existing ‘computing cells’. The overall resources needed are less than those for the equivalent classical FIR version computed through a systolic architecture.
Starting Page	165
Ending Page	185
Page Count	21
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	28
Issue Number	3
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2001-07-01
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Survey on Lifting-based Discrete Wavelet Transform Architectures

A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform

2-D DWT System Architecture for Image Compression

A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform

Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems

VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters

High-Level Cache Modeling for 2-D Discrete Wavelet Transform Implementations

Simplified biorthogonal discrete wavelet transform for VLSI architecture design

Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme

A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme

Similar Documents

A Survey on Lifting-based Discrete Wavelet Transform Architectures

A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform

2-D DWT System Architecture for Image Compression

A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform

Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems

VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters

High-Level Cache Modeling for 2-D Discrete Wavelet Transform Implementations

Simplified biorthogonal discrete wavelet transform for VLSI architecture design

Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme

A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme