NDLI: Message-Passing Programming for Embedded Multicore Signal-Processing Platforms

Content Provider	Springer Nature Link
Author	Hung, Shih Hao Chiu, Po Hsun Tu, Chia Heng Chou, Wei Ting Yang, Wen Long
Copyright Year	2013
Abstract	Recently, embedded multicore platforms have become popular for signal processing, but software development for such platforms is still very slow. First, parallel programming is more challenging than sequential programming to average programmers. To make the problem worse, software is not portable among the platforms, since each multicore signal-processing platform offers its own programming interface/language. We believe this problem can be relieved by adding the support of a standard message-passing programming to embedded multicore platforms. In particular, we would like to leverage MPI, the most successful message-passing system, which practically enables the development of portable applications to run on many parallel machines. There are technical challenges to support MPI on embedded multicore platforms: the size of the library, architecture issues, and performance issues. This paper identifies and addresses these issues. To enable the reuse of existing MPI programs and make message-passing programming portable and efficient, we designed a light-weight MPI-like message-passing library with a three-layer modular design, where the top two layers are mostly platform-independent, and the bottom layer enables platform-specific optimizations. This approach has allowed us to effectively support message-passing on several popular embedded multicore signal-processing platforms, including the IBM CELL and the ITRI PAC Duo. Our results show that message-passing programming is a viable solution for multicore signal processing applications and may be considered by platform vendors.
Starting Page	123
Ending Page	139
Page Count	17
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	75
Issue Number	2
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2013-02-21
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Embedded systems Signal processing Multicore Performance optimization Message-passing Software portability Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

C++ Support and Applications for Embedded Multicore DSP Systems

Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes

Embedded Real-Time H264/AVC High Definition Video Encoder on TI’s KeyStone Multicore DSP

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Software Standards for the Multicore Era

Run-time Task Overlapping on Multiprocessor Platforms

Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing

Address Generation Optimization for Embedded High-Performance Processors: A Survey

Message-Passing Programming for Embedded Multicore Signal-Processing Platforms

Similar Documents

C++ Support and Applications for Embedded Multicore DSP Systems

Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes

Embedded Real-Time H264/AVC High Definition Video Encoder on TI’s KeyStone Multicore DSP

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Software Standards for the Multicore Era

Run-time Task Overlapping on Multiprocessor Platforms

Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing

Address Generation Optimization for Embedded High-Performance Processors: A Survey

Message-Passing Programming for Embedded Multicore Signal-Processing Platforms