NDLI: C++ Support and Applications for Embedded Multicore DSP Systems

Content Provider	Springer Nature Link
Author	Kuan, Chi Bang Li, Jia Jhe Chen, Chung Kai Lee, Jenq Kuen
Copyright Year	2013
Abstract	In recent years embedded systems have entered the multicore era. As the number of cores keeps growing in embedded systems, it becomes more important to provide programming support which considers embedded system constraints and in the meanwhile helps utilize multicore systems. So far though C still dominates embedded programming, C++ is gaining in importance in parallel programming. It is promising to support C++ for embedded multicore systems. However, embedded systems usually have tight resource budgets, and C++ is commonly considered having huge code size that embedded systems can not afford. Therefore, in this paper we investigate the code size requirement of a C++ library and propose a layered design to provide a code size aware library support. On the other hand, to utilize embedded multicore systems, we employ C++ linguistic features to facilitate embedded multicore programming. With C++, we incorporate high-level abstractions and design patterns into the programming support to enhance low-level programming APIs that can be used to exploit DSPs, SIMD instructions, and DMAs on embedded multicore systems. At last, we evaluate our C++ support with a Blur and a JPEG program. Our result on a dual-DSP platform shows that we can obtain speedups of 3.32 and 3.09 for the Blur and JPEG program, respectively.
Starting Page	109
Ending Page	122
Page Count	14
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	75
Issue Number	2
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2013-06-20
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Embedded multicore systems C++ library Programming models Parallel design patterns Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Embedded Real-Time H264/AVC High Definition Video Encoder on TI’s KeyStone Multicore DSP

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Message-Passing Programming for Embedded Multicore Signal-Processing Platforms

Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part I: Hardware Architecture & Software Development Tools

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming

EVE: A Flexible SIMD Coprocessor for Embedded Vision Applications

Introduction to the Special Issue on Embedded Computing Systems for DSP

Latest Advances on Design and Implementation of DSP Systems

C++ Support and Applications for Embedded Multicore DSP Systems

Similar Documents

Embedded Real-Time H264/AVC High Definition Video Encoder on TI’s KeyStone Multicore DSP

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Message-Passing Programming for Embedded Multicore Signal-Processing Platforms

Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part I: Hardware Architecture & Software Development Tools

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming

EVE: A Flexible SIMD Coprocessor for Embedded Vision Applications

Introduction to the Special Issue on Embedded Computing Systems for DSP

Latest Advances on Design and Implementation of DSP Systems

C++ Support and Applications for Embedded Multicore DSP Systems