NDLI: Cost-Effective Joint Echo-NEXT Canceller Designs for 10GBase-T Ethernet Systems Based on a Shortened Impulse Response Filter (SIRF) Scheme

Content Provider	Springer Nature Link
Author	Chen, Yen Liang Hsu, Ming Feng Lai, Jyh Ting Justin Wu, An Yeu Andy
Copyright Year	2007
Abstract	Echo canceller plays an important role in the full-duplex communication system. Conventional implementations of echo cancellers are often the adaptive transversal filter architectures due to the simplicity and robustness of stability and convergence. However, the conventional echo cancellers suffer from high cost problem especially when the response time of the echo is long. In this paper, a new cost-efficient architecture of echo cancellers, targeting on 10GBase-T Ethernet System, is presented. The proposed scheme inherits the concept of channel shortening which is widely employed in DSL systems. A shortened impulse response filter is implemented at the receiver to shorten the impulse response of the echo signal. Hence, the overall cost of echo cancellers can be reduced. We generalize the channel shortening architecture to a joint multi-channel shortening scheme. The joint multi-channel shortening architecture can be applied to multiple-input multiple-output wireline communication systems to further reduce both the cost of echo and near-end crosstalk (NEXT) cancellers. We apply the proposed scheme to 10GBase-T Ethernet system. The simulation results show that the proposed echo and NEXT cancellers can save up to 35% hardware cost compared to the conventional transversal implementations.
Starting Page	59
Ending Page	73
Page Count	15
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	52
Issue Number	1
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2007-08-16
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	echo canceller NEXT canceller channel shortening 10GBase-T Ethernet system MIMO Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electronic and Computer Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Noise adaptive rational filter

Directional switching median filter using boundary discriminative noise detection by elimination

Predictive-based adaptive switching median filter for impulse noise removal using neural network-based noise detector

Robust algorithm for broad impulse noise removal utilizing intensity distance and intensity height methodologies

Programmable Switched Capacitor Finite Impulse Response Filter with Circular Memory Implemented in CMOS 0.18 μm Technology

A new fuzzy-based decision algorithm for high-density impulse noise removal

Impulse Noise Correction in OFDM Systems

Adaptive progressive filter to remove impulse noise in highly corrupted color images

An Efficient Particle Filter–based Tracking Method Using Graphics Processing Unit (GPU)

Cost-Effective Joint Echo-NEXT Canceller Designs for 10GBase-T Ethernet Systems Based on a Shortened Impulse Response Filter (SIRF) Scheme

Similar Documents

Noise adaptive rational filter

Directional switching median filter using boundary discriminative noise detection by elimination

Predictive-based adaptive switching median filter for impulse noise removal using neural network-based noise detector

Robust algorithm for broad impulse noise removal utilizing intensity distance and intensity height methodologies

Programmable Switched Capacitor Finite Impulse Response Filter with Circular Memory Implemented in CMOS 0.18 μm Technology

A new fuzzy-based decision algorithm for high-density impulse noise removal

Impulse Noise Correction in OFDM Systems

Adaptive progressive filter to remove impulse noise in highly corrupted color images

An Efficient Particle Filter–based Tracking Method Using Graphics Processing Unit (GPU)

Cost-Effective Joint Echo-NEXT Canceller Designs for 10GBase-T Ethernet Systems Based on a Shortened Impulse Response Filter (SIRF) Scheme