NDLI: Impulse Noise Correction in OFDM Systems

Content Provider	Springer Nature Link
Author	Liu, Renfei Kung, Te Lung Parhi, Keshab K.
Copyright Year	2013
Abstract	In orthogonal frequency division multiplexing (OFDM) systems, the impulse noise causes catastrophic accuracy degradation since the impulse noise affects all the subcarriers in a symbol due to the fast Fourier transform (FFT) operations at the receiver. Potential causes of impulse noise include erasure channel, power switching, and circuit failure in integrated circuits. In this paper, from a practical observation, a novel iterative impulse error correction scheme is proposed. This scheme is referred to as the impulse noise location and value search algorithm, which is based on the crucial observation of the relationship of the impulse noise and the symbol constellation. In a 512-FFT OFDM system at 25 dB additive white Gaussian noise signal-to-noise ratio, for quadrature amplitude modulation (QAM)-4 and QAM-8 modulation, simulation results show that our proposed novel scheme can effectively correct impulse errors that corrupt up to 20.7 % and 13.9 % of the received time-domain signal at known locations. In addition, without the knowledge of impulse noise location, the proposed scheme still can correct at least 9.96 % of the received time-domain signal for QAM-4 modulation.
Starting Page	245
Ending Page	262
Page Count	18
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	74
Issue Number	2
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2013-07-07
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Demodulation Decoder Impulse noise FFT/IFFT OFDM Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n

Architectures for the Implementation of a OFDM-WLAN Viterbi Decoder

A Flexible LDPC/Turbo Decoder Architecture

A Reconfigurable TDMP Decoder for Raptor Codes

Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems

Improving Network-on-Chip-based Turbo Decoder Architectures

SPOCS: Application Specific Signal Processor for OFDM Communication Systems

Dynamically Generating FFT Code

Design and Implementation of a Power-aware FFT Core for OFDM-based DSA-enabled Cognitive Radios

Impulse Noise Correction in OFDM Systems

Similar Documents

An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n

Architectures for the Implementation of a OFDM-WLAN Viterbi Decoder

A Flexible LDPC/Turbo Decoder Architecture

A Reconfigurable TDMP Decoder for Raptor Codes

Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems

Improving Network-on-Chip-based Turbo Decoder Architectures

SPOCS: Application Specific Signal Processor for OFDM Communication Systems

Dynamically Generating FFT Code

Design and Implementation of a Power-aware FFT Core for OFDM-based DSA-enabled Cognitive Radios

Impulse Noise Correction in OFDM Systems