NDLI: Mapping Parameterized Cyclo-static Dataflow Graphs onto Configurable Hardware

Content Provider	Springer Nature Link
Author	Kee, Hojin Shen, Chung Ching Bhattacharyya, Shuvra S. Wong, Ian Rao, Yong Kornerup, Jacob
Copyright Year	2011
Abstract	In recent years, parameterized dataflow has evolved as a useful framework for modeling synchronous and cyclo-static graphs in which arbitrary parameters can be changed dynamically. Parameterized dataflow has proven to have significant expressive power for managing dynamics of DSP applications in important ways. However, efficient hardware synthesis techniques for parameterized dataflow representations are lacking. This paper addresses this void; specifically, the paper investigates efficient field programmable gate array (FPGA)-based implementation of parameterized cyclo-static dataflow (PCSDF) graphs. We develop a scheduling technique for throughput-constrained minimization of dataflow buffering requirements when mapping PCSDF representations of DSP applications onto FPGAs. The proposed scheduling technique is integrated with an existing formal schedule model, called the generalized schedule tree, to reduce schedule cost. To demonstrate our new, hardware-oriented PCSDF scheduling technique, we have designed a real-time base station emulator prototype based on a subset of long-term evolution (LTE), which is a key cellular standard.
Starting Page	285
Ending Page	301
Page Count	17
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	66
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2011-06-18
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Dataflow modeling Scheduling FPGA implementation 4G communication systems Parameterized dataflow Image Processing and Computer Vision Electrical Engineering Pattern Recognition Signal, Image and Speech Processing Circuits and Systems Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs

Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs (2006)

Implementation, Scheduling, and Adaptation of Partial Expansion Graphs on Multicore Platforms

Automatic Hierarchical Discovery of Quasi-Static Schedules of RVC-CAL Dataflow Programs

Exploiting Statically Schedulable Regions in Dataflow Programs

Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing

Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems

Profile Guided Dataflow Transformation for FPGAs and CPUs

Modeling of Block-Based DSP Systems

Mapping Parameterized Cyclo-static Dataflow Graphs onto Configurable Hardware

Similar Documents

Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs

Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs (2006)

Implementation, Scheduling, and Adaptation of Partial Expansion Graphs on Multicore Platforms

Automatic Hierarchical Discovery of Quasi-Static Schedules of RVC-CAL Dataflow Programs

Exploiting Statically Schedulable Regions in Dataflow Programs

Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing

Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems

Profile Guided Dataflow Transformation for FPGAs and CPUs

Modeling of Block-Based DSP Systems

Mapping Parameterized Cyclo-static Dataflow Graphs onto Configurable Hardware