NDLI: A Cost-Effective Design for MPEG-2 Audio Decoder with Embedded RISC Core

Content Provider	Springer Nature Link
Author	Tsai, Tsung Han Wu, Ren Jr Chen, Liang Gee
Copyright Year	2001
Abstract	MPEG-2 audio decoding algorithms are involved of several complex coding techniques and therefore difficult to be implemented by an efficient dedicated architecture design. In this paper, we present an effective architecture for the MPEG-2 audio decoder. The MPEG-2 audio algorithms can be roughly divided into two types of operations. The first type is regular but computation-intensive such as filtering, matrixing, degrouping, and transformation operations. The second type is not regular but computation-intensive such as parsing bitstream, setting operation mode and controlling of all system operations. A RISC core with variable instruction length is designed for the decision-making part, and the dedicated hardware such as special divider, and synthesis filterbank is designed for the computation-intensive part. Based on the standard cell design technique, the VLSI chip consists of 27000 gate counts with the chip size of 6.4 × 6.4 mm$^{2}$. The chip can run at maximum 43.5 MHz clock rate, with the power dissipation of 150 mW at 3 V power supply.
Starting Page	255
Ending Page	265
Page Count	11
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	29
Issue Number	3
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2001-11-01
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MPEG-2 AAC 5.1-Channel Decoder Software for a Low-Power Embedded RISC Microprocessor

A Single-Chip MPEG/Audio Decoder LSI Based on a Compact Decoding Algorithm

A Hardware/Software Co-Design of MP3 Audio Decoder

Single Chip Dual–Issue RISC Processor for Real–Time MPEG–2 Software Decoding

MPEG-4 Systems: Architecting Object-Based Audio-Visual Content

Design and Implementation of Viterbi Decoder with FPGAs

Memory Design and Exploration for Low Power, Embedded Systems

Reliability-aware Co-synthesis for Embedded Systems

Efficient Transmission of MPEG-2 Coded Video Traffic over ATM Networks

A Cost-Effective Design for MPEG-2 Audio Decoder with Embedded RISC Core

Similar Documents

MPEG-2 AAC 5.1-Channel Decoder Software for a Low-Power Embedded RISC Microprocessor

A Single-Chip MPEG/Audio Decoder LSI Based on a Compact Decoding Algorithm

A Hardware/Software Co-Design of MP3 Audio Decoder

Single Chip Dual–Issue RISC Processor for Real–Time MPEG–2 Software Decoding

MPEG-4 Systems: Architecting Object-Based Audio-Visual Content

Design and Implementation of Viterbi Decoder with FPGAs

Memory Design and Exploration for Low Power, Embedded Systems

Reliability-aware Co-synthesis for Embedded Systems

Efficient Transmission of MPEG-2 Coded Video Traffic over ATM Networks

A Cost-Effective Design for MPEG-2 Audio Decoder with Embedded RISC Core